]>
Commit | Line | Data |
---|---|---|
ad5bb451 WD |
1 | /* |
2 | * (C) Copyright 2002 | |
3 | * Wolfgang Denk, DENX Software Engineering, wd@denx.de. | |
4 | * | |
1a459660 | 5 | * SPDX-License-Identifier: GPL-2.0+ |
ad5bb451 WD |
6 | */ |
7 | ||
8 | #include <common.h> | |
9 | ||
10 | /* | |
11 | * CPU test | |
12 | * Load/store multiple word instructions: lmw, stmw | |
13 | * | |
7ddd4475 WD |
14 | * 27 consecutive words are loaded from a source memory buffer |
15 | * into GPRs r5 through r31. After that, 27 consecutive words are stored | |
16 | * from the GPRs r5 through r31 into a target memory buffer. The contents | |
ad5bb451 WD |
17 | * of the source and target buffers are then compared. |
18 | */ | |
19 | ||
ad5bb451 WD |
20 | #include <post.h> |
21 | #include "cpu_asm.h" | |
22 | ||
6d0f6bcf | 23 | #if CONFIG_POST & CONFIG_SYS_POST_CPU |
ad5bb451 | 24 | |
a63aec54 | 25 | extern void cpu_post_exec_02(ulong *code, ulong op1, ulong op2); |
ad5bb451 | 26 | |
a63aec54 | 27 | int cpu_post_test_multi(void) |
ad5bb451 | 28 | { |
a63aec54 WD |
29 | int ret = 0; |
30 | unsigned int i; | |
7ddd4475 | 31 | ulong src[27], dst[27]; |
a63aec54 | 32 | int flag = disable_interrupts(); |
ad5bb451 | 33 | |
38081ff7 WD |
34 | ulong code[] = { |
35 | ASM_LMW(5, 3, 0), /* lmw r5, 0(r3) */ | |
36 | ASM_STMW(5, 4, 0), /* stmr r5, 0(r4) */ | |
37 | ASM_BLR, /* blr */ | |
38 | }; | |
ad5bb451 | 39 | |
38081ff7 WD |
40 | for (i = 0; i < ARRAY_SIZE(src); ++i) { |
41 | src[i] = i; | |
42 | dst[i] = 0; | |
43 | } | |
ad5bb451 | 44 | |
38081ff7 | 45 | cpu_post_exec_02(code, (ulong) src, (ulong) dst); |
ad5bb451 | 46 | |
38081ff7 | 47 | ret = memcmp(src, dst, sizeof(dst)) == 0 ? 0 : -1; |
ad5bb451 | 48 | |
a63aec54 WD |
49 | if (ret != 0) |
50 | post_log("Error at multi test !\n"); | |
ad5bb451 | 51 | |
a63aec54 WD |
52 | if (flag) |
53 | enable_interrupts(); | |
f2302d44 | 54 | |
a63aec54 | 55 | return ret; |
ad5bb451 WD |
56 | } |
57 | ||
58 | #endif |