]>
Commit | Line | Data |
---|---|---|
5a5e98ca GKH |
1 | From 78ec79bfd59e126e1cb394302bfa531a420b3ecd Mon Sep 17 00:00:00 2001 |
2 | From: Caesar Wang <wxt@rock-chips.com> | |
3 | Date: Wed, 27 Jul 2016 22:24:06 +0800 | |
4 | Subject: arm64: dts: rockchip: add reset saradc node for rk3368 SoCs | |
5 | ||
6 | From: Caesar Wang <wxt@rock-chips.com> | |
7 | ||
8 | commit 78ec79bfd59e126e1cb394302bfa531a420b3ecd upstream. | |
9 | ||
10 | SARADC controller needs to be reset before programming it, otherwise | |
11 | it will not function properly. | |
12 | ||
13 | Signed-off-by: Caesar Wang <wxt@rock-chips.com> | |
14 | Acked-by: Heiko Stuebner <heiko@sntech.de> | |
15 | Signed-off-by: Jonathan Cameron <jic23@kernel.org> | |
16 | Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org> | |
17 | ||
18 | --- | |
19 | arch/arm64/boot/dts/rockchip/rk3368.dtsi | 2 ++ | |
20 | 1 file changed, 2 insertions(+) | |
21 | ||
22 | --- a/arch/arm64/boot/dts/rockchip/rk3368.dtsi | |
23 | +++ b/arch/arm64/boot/dts/rockchip/rk3368.dtsi | |
24 | @@ -270,6 +270,8 @@ | |
25 | #io-channel-cells = <1>; | |
26 | clocks = <&cru SCLK_SARADC>, <&cru PCLK_SARADC>; | |
27 | clock-names = "saradc", "apb_pclk"; | |
28 | + resets = <&cru SRST_SARADC>; | |
29 | + reset-names = "saradc-apb"; | |
30 | status = "disabled"; | |
31 | }; | |
32 |