]> git.ipfire.org Git - thirdparty/kernel/stable-queue.git/blame - releases/6.6.26/drm-i915-mtl-update-workaround-14018575942.patch
Linux 6.6.26
[thirdparty/kernel/stable-queue.git] / releases / 6.6.26 / drm-i915-mtl-update-workaround-14018575942.patch
CommitLineData
ffc1c2fe
SL
1From cb9cf56909d46edc86a0b60e3fe816bf1ef97ebc Mon Sep 17 00:00:00 2001
2From: Sasha Levin <sashal@kernel.org>
3Date: Wed, 28 Feb 2024 16:07:38 +0530
4Subject: drm/i915/mtl: Update workaround 14018575942
5
6From: Tejas Upadhyay <tejas.upadhyay@intel.com>
7
8[ Upstream commit 186bce682772e7346bf7ced5325b5f4ff050ccfb ]
9
10Applying WA 14018575942 only on Compute engine has impact on
11some apps like chrome. Updating this WA to apply on Render
12engine as well as it is helping with performance on Chrome.
13
14Note: There is no concern from media team thus not applying
15WA on media engines. We will revisit if any issues reported
16from media team.
17
18V2(Matt):
19 - Use correct WA number
20
21Fixes: 668f37e1ee11 ("drm/i915/mtl: Update workaround 14018778641")
22Signed-off-by: Tejas Upadhyay <tejas.upadhyay@intel.com>
23Reviewed-by: Matt Roper <matthew.d.roper@intel.com>
24Reviewed-by: Andi Shyti <andi.shyti@linux.intel.com>
25Signed-off-by: Andi Shyti <andi.shyti@linux.intel.com>
26Link: https://patchwork.freedesktop.org/patch/msgid/20240228103738.2018458-1-tejas.upadhyay@intel.com
27(cherry picked from commit 71271280175aa0ed6673e40cce7c01296bcd05f6)
28Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
29Signed-off-by: Sasha Levin <sashal@kernel.org>
30---
31 drivers/gpu/drm/i915/gt/intel_workarounds.c | 1 +
32 1 file changed, 1 insertion(+)
33
34diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
35index 37b2b0440923f..0ea52f77b4c72 100644
36--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
37+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
38@@ -1644,6 +1644,7 @@ static void
39 xelpg_gt_workarounds_init(struct intel_gt *gt, struct i915_wa_list *wal)
40 {
41 /* Wa_14018575942 / Wa_18018781329 */
42+ wa_mcr_write_or(wal, RENDER_MOD_CTRL, FORCE_MISS_FTLB);
43 wa_mcr_write_or(wal, COMP_MOD_CTRL, FORCE_MISS_FTLB);
44
45 /* Wa_22016670082 */
46--
472.43.0
48