]> git.ipfire.org Git - people/ms/linux.git/blame - sound/pci/hda/patch_hdmi.c
projects / people / ms / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ALSA: hda - Treat zero connection as non-error
[people/ms/linux.git] / sound / pci / hda / patch_hdmi.c
CommitLineData
079d88cc
WF		 1/*
2 *
3 * patch_hdmi.c - routines for HDMI/DisplayPort codecs
4 *
5 * Copyright(c) 2008-2010 Intel Corporation. All rights reserved.
84eb01be
TI		 6 * Copyright (c) 2006 ATI Technologies Inc.
7 * Copyright (c) 2008 NVIDIA Corp. All rights reserved.
8 * Copyright (c) 2008 Wei Ni <wni@nvidia.com>
079d88cc
WF		 9 *
10 * Authors:
11 * Wu Fengguang <wfg@linux.intel.com>
12 *
13 * Maintained by:
14 * Wu Fengguang <wfg@linux.intel.com>
15 *
16 * This program is free software; you can redistribute it and/or modify it
17 * under the terms of the GNU General Public License as published by the Free
18 * Software Foundation; either version 2 of the License, or (at your option)
19 * any later version.
20 *
21 * This program is distributed in the hope that it will be useful, but
22 * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
23 * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
24 * for more details.
25 *
26 * You should have received a copy of the GNU General Public License
27 * along with this program; if not, write to the Free Software Foundation,
28 * Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
29 */
30
84eb01be
TI		 31#include <linux/init.h>
32#include <linux/delay.h>
33#include <linux/slab.h>
65a77217 34#include <linux/module.h>
84eb01be 35#include <sound/core.h>
07acecc1 36#include <sound/jack.h>
433968da 37#include <sound/asoundef.h>
d45e6889 38#include <sound/tlv.h>
84eb01be
TI		 39#include "hda_codec.h"
40#include "hda_local.h"
1835a0f9 41#include "hda_jack.h"
84eb01be 42
0ebaa24c
TI		 43static bool static_hdmi_pcm;
44module_param(static_hdmi_pcm, bool, 0644);
45MODULE_PARM_DESC(static_hdmi_pcm, "Don't restrict PCM parameters per ELD info");
46
fb87fa3a
ML		 47#define is_haswell(codec) ((codec)->vendor_id == 0x80862807)
48
384a48d7
SW		 49struct hdmi_spec_per_cvt {
50 hda_nid_t cvt_nid;
51 int assigned;
52 unsigned int channels_min;
53 unsigned int channels_max;
54 u32 rates;
55 u64 formats;
56 unsigned int maxbps;
57};
079d88cc 58
4eea3091
TI		 59/* max. connections to a widget */
60#define HDA_MAX_CONNECTIONS 32
61
384a48d7
SW		 62struct hdmi_spec_per_pin {
63 hda_nid_t pin_nid;
64 int num_mux_nids;
65 hda_nid_t mux_nids[HDA_MAX_CONNECTIONS];
1df5a06a 66 hda_nid_t cvt_nid;
744626da
WF		 67
68 struct hda_codec *codec;
384a48d7 69 struct hdmi_eld sink_eld;
744626da 70 struct delayed_work work;
92c69e79 71 struct snd_kcontrol *eld_ctl;
c6e8453e 72 int repoll_count;
b054087d
TI		 73 bool setup; /* the stream has been set up by prepare callback */
74 int channels; /* current number of channels */
1a6003b5 75 bool non_pcm;
d45e6889
TI		 76 bool chmap_set; /* channel-map override by ALSA API? */
77 unsigned char chmap[8]; /* ALSA API channel-map */
bce0d2a8 78 char pcm_name[8]; /* filled in build_pcm callbacks */
384a48d7 79};
079d88cc 80
384a48d7
SW		 81struct hdmi_spec {
82 int num_cvts;
bce0d2a8
TI		 83 struct snd_array cvts; /* struct hdmi_spec_per_cvt */
84 hda_nid_t cvt_nids[4]; /* only for haswell fix */
079d88cc 85
384a48d7 86 int num_pins;
bce0d2a8
TI		 87 struct snd_array pins; /* struct hdmi_spec_per_pin */
88 struct snd_array pcm_rec; /* struct hda_pcm */
d45e6889 89 unsigned int channels_max; /* max over all cvts */
079d88cc 90
4bd038f9 91 struct hdmi_eld temp_eld;
079d88cc 92 /*
384a48d7 93 * Non-generic ATI/NVIDIA specific
079d88cc
WF		 94 */
95 struct hda_multi_out multiout;
d0b1252d 96 struct hda_pcm_stream pcm_playback;
079d88cc
WF		 97};
98
99
100struct hdmi_audio_infoframe {
101 u8 type; /* 0x84 */
102 u8 ver; /* 0x01 */
103 u8 len; /* 0x0a */
104
53d7d69d
WF		 105 u8 checksum;
106
079d88cc
WF		 107 u8 CC02_CT47; /* CC in bits 0:2, CT in 4:7 */
108 u8 SS01_SF24;
109 u8 CXT04;
110 u8 CA;
111 u8 LFEPBL01_LSV36_DM_INH7;
53d7d69d
WF		 112};
113
114struct dp_audio_infoframe {
115 u8 type; /* 0x84 */
116 u8 len; /* 0x1b */
117 u8 ver; /* 0x11 << 2 */
118
119 u8 CC02_CT47; /* match with HDMI infoframe from this on */
120 u8 SS01_SF24;
121 u8 CXT04;
122 u8 CA;
123 u8 LFEPBL01_LSV36_DM_INH7;
079d88cc
WF		 124};
125
2b203dbb
TI		 126union audio_infoframe {
127 struct hdmi_audio_infoframe hdmi;
128 struct dp_audio_infoframe dp;
129 u8 bytes[0];
130};
131
079d88cc
WF		 132/*
133 * CEA speaker placement:
134 *
135 * FLH FCH FRH
136 * FLW FL FLC FC FRC FR FRW
137 *
138 * LFE
139 * TC
140 *
141 * RL RLC RC RRC RR
142 *
143 * The Left/Right Surround channel _notions_ LS/RS in SMPTE 320M corresponds to
144 * CEA RL/RR; The SMPTE channel _assignment_ C/LFE is swapped to CEA LFE/FC.
145 */
146enum cea_speaker_placement {
147 FL = (1 << 0), /* Front Left */
148 FC = (1 << 1), /* Front Center */
149 FR = (1 << 2), /* Front Right */
150 FLC = (1 << 3), /* Front Left Center */
151 FRC = (1 << 4), /* Front Right Center */
152 RL = (1 << 5), /* Rear Left */
153 RC = (1 << 6), /* Rear Center */
154 RR = (1 << 7), /* Rear Right */
155 RLC = (1 << 8), /* Rear Left Center */
156 RRC = (1 << 9), /* Rear Right Center */
157 LFE = (1 << 10), /* Low Frequency Effect */
158 FLW = (1 << 11), /* Front Left Wide */
159 FRW = (1 << 12), /* Front Right Wide */
160 FLH = (1 << 13), /* Front Left High */
161 FCH = (1 << 14), /* Front Center High */
162 FRH = (1 << 15), /* Front Right High */
163 TC = (1 << 16), /* Top Center */
164};
165
166/*
167 * ELD SA bits in the CEA Speaker Allocation data block
168 */
169static int eld_speaker_allocation_bits[] = {
170 [0] = FL | FR,
171 [1] = LFE,
172 [2] = FC,
173 [3] = RL | RR,
174 [4] = RC,
175 [5] = FLC | FRC,
176 [6] = RLC | RRC,
177 /* the following are not defined in ELD yet */
178 [7] = FLW | FRW,
179 [8] = FLH | FRH,
180 [9] = TC,
181 [10] = FCH,
182};
183
184struct cea_channel_speaker_allocation {
185 int ca_index;
186 int speakers[8];
187
188 /* derived values, just for convenience */
189 int channels;
190 int spk_mask;
191};
192
193/*
194 * ALSA sequence is:
195 *
196 * surround40 surround41 surround50 surround51 surround71
197 * ch0 front left = = = =
198 * ch1 front right = = = =
199 * ch2 rear left = = = =
200 * ch3 rear right = = = =
201 * ch4 LFE center center center
202 * ch5 LFE LFE
203 * ch6 side left
204 * ch7 side right
205 *
206 * surround71 = {FL, FR, RLC, RRC, FC, LFE, RL, RR}
207 */
208static int hdmi_channel_mapping[0x32][8] = {
209 /* stereo */
210 [0x00] = { 0x00, 0x11, 0xf2, 0xf3, 0xf4, 0xf5, 0xf6, 0xf7 },
211 /* 2.1 */
212 [0x01] = { 0x00, 0x11, 0x22, 0xf3, 0xf4, 0xf5, 0xf6, 0xf7 },
213 /* Dolby Surround */
214 [0x02] = { 0x00, 0x11, 0x23, 0xf2, 0xf4, 0xf5, 0xf6, 0xf7 },
215 /* surround40 */
216 [0x08] = { 0x00, 0x11, 0x24, 0x35, 0xf3, 0xf2, 0xf6, 0xf7 },
217 /* 4ch */
218 [0x03] = { 0x00, 0x11, 0x23, 0x32, 0x44, 0xf5, 0xf6, 0xf7 },
219 /* surround41 */
9396d317 220 [0x09] = { 0x00, 0x11, 0x24, 0x35, 0x42, 0xf3, 0xf6, 0xf7 },
079d88cc
WF		 221 /* surround50 */
222 [0x0a] = { 0x00, 0x11, 0x24, 0x35, 0x43, 0xf2, 0xf6, 0xf7 },
223 /* surround51 */
224 [0x0b] = { 0x00, 0x11, 0x24, 0x35, 0x43, 0x52, 0xf6, 0xf7 },
225 /* 7.1 */
226 [0x13] = { 0x00, 0x11, 0x26, 0x37, 0x43, 0x52, 0x64, 0x75 },
227};
228
229/*
230 * This is an ordered list!
231 *
232 * The preceding ones have better chances to be selected by
53d7d69d 233 * hdmi_channel_allocation().
079d88cc
WF		 234 */
235static struct cea_channel_speaker_allocation channel_allocations[] = {
236/* channel: 7 6 5 4 3 2 1 0 */
237{ .ca_index = 0x00, .speakers = { 0, 0, 0, 0, 0, 0, FR, FL } },
238 /* 2.1 */
239{ .ca_index = 0x01, .speakers = { 0, 0, 0, 0, 0, LFE, FR, FL } },
240 /* Dolby Surround */
241{ .ca_index = 0x02, .speakers = { 0, 0, 0, 0, FC, 0, FR, FL } },
242 /* surround40 */
243{ .ca_index = 0x08, .speakers = { 0, 0, RR, RL, 0, 0, FR, FL } },
244 /* surround41 */
245{ .ca_index = 0x09, .speakers = { 0, 0, RR, RL, 0, LFE, FR, FL } },
246 /* surround50 */
247{ .ca_index = 0x0a, .speakers = { 0, 0, RR, RL, FC, 0, FR, FL } },
248 /* surround51 */
249{ .ca_index = 0x0b, .speakers = { 0, 0, RR, RL, FC, LFE, FR, FL } },
250 /* 6.1 */
251{ .ca_index = 0x0f, .speakers = { 0, RC, RR, RL, FC, LFE, FR, FL } },
252 /* surround71 */
253{ .ca_index = 0x13, .speakers = { RRC, RLC, RR, RL, FC, LFE, FR, FL } },
254
255{ .ca_index = 0x03, .speakers = { 0, 0, 0, 0, FC, LFE, FR, FL } },
256{ .ca_index = 0x04, .speakers = { 0, 0, 0, RC, 0, 0, FR, FL } },
257{ .ca_index = 0x05, .speakers = { 0, 0, 0, RC, 0, LFE, FR, FL } },
258{ .ca_index = 0x06, .speakers = { 0, 0, 0, RC, FC, 0, FR, FL } },
259{ .ca_index = 0x07, .speakers = { 0, 0, 0, RC, FC, LFE, FR, FL } },
260{ .ca_index = 0x0c, .speakers = { 0, RC, RR, RL, 0, 0, FR, FL } },
261{ .ca_index = 0x0d, .speakers = { 0, RC, RR, RL, 0, LFE, FR, FL } },
262{ .ca_index = 0x0e, .speakers = { 0, RC, RR, RL, FC, 0, FR, FL } },
263{ .ca_index = 0x10, .speakers = { RRC, RLC, RR, RL, 0, 0, FR, FL } },
264{ .ca_index = 0x11, .speakers = { RRC, RLC, RR, RL, 0, LFE, FR, FL } },
265{ .ca_index = 0x12, .speakers = { RRC, RLC, RR, RL, FC, 0, FR, FL } },
266{ .ca_index = 0x14, .speakers = { FRC, FLC, 0, 0, 0, 0, FR, FL } },
267{ .ca_index = 0x15, .speakers = { FRC, FLC, 0, 0, 0, LFE, FR, FL } },
268{ .ca_index = 0x16, .speakers = { FRC, FLC, 0, 0, FC, 0, FR, FL } },
269{ .ca_index = 0x17, .speakers = { FRC, FLC, 0, 0, FC, LFE, FR, FL } },
270{ .ca_index = 0x18, .speakers = { FRC, FLC, 0, RC, 0, 0, FR, FL } },
271{ .ca_index = 0x19, .speakers = { FRC, FLC, 0, RC, 0, LFE, FR, FL } },
272{ .ca_index = 0x1a, .speakers = { FRC, FLC, 0, RC, FC, 0, FR, FL } },
273{ .ca_index = 0x1b, .speakers = { FRC, FLC, 0, RC, FC, LFE, FR, FL } },
274{ .ca_index = 0x1c, .speakers = { FRC, FLC, RR, RL, 0, 0, FR, FL } },
275{ .ca_index = 0x1d, .speakers = { FRC, FLC, RR, RL, 0, LFE, FR, FL } },
276{ .ca_index = 0x1e, .speakers = { FRC, FLC, RR, RL, FC, 0, FR, FL } },
277{ .ca_index = 0x1f, .speakers = { FRC, FLC, RR, RL, FC, LFE, FR, FL } },
278{ .ca_index = 0x20, .speakers = { 0, FCH, RR, RL, FC, 0, FR, FL } },
279{ .ca_index = 0x21, .speakers = { 0, FCH, RR, RL, FC, LFE, FR, FL } },
280{ .ca_index = 0x22, .speakers = { TC, 0, RR, RL, FC, 0, FR, FL } },
281{ .ca_index = 0x23, .speakers = { TC, 0, RR, RL, FC, LFE, FR, FL } },
282{ .ca_index = 0x24, .speakers = { FRH, FLH, RR, RL, 0, 0, FR, FL } },
283{ .ca_index = 0x25, .speakers = { FRH, FLH, RR, RL, 0, LFE, FR, FL } },
284{ .ca_index = 0x26, .speakers = { FRW, FLW, RR, RL, 0, 0, FR, FL } },
285{ .ca_index = 0x27, .speakers = { FRW, FLW, RR, RL, 0, LFE, FR, FL } },
286{ .ca_index = 0x28, .speakers = { TC, RC, RR, RL, FC, 0, FR, FL } },
287{ .ca_index = 0x29, .speakers = { TC, RC, RR, RL, FC, LFE, FR, FL } },
288{ .ca_index = 0x2a, .speakers = { FCH, RC, RR, RL, FC, 0, FR, FL } },
289{ .ca_index = 0x2b, .speakers = { FCH, RC, RR, RL, FC, LFE, FR, FL } },
290{ .ca_index = 0x2c, .speakers = { TC, FCH, RR, RL, FC, 0, FR, FL } },
291{ .ca_index = 0x2d, .speakers = { TC, FCH, RR, RL, FC, LFE, FR, FL } },
292{ .ca_index = 0x2e, .speakers = { FRH, FLH, RR, RL, FC, 0, FR, FL } },
293{ .ca_index = 0x2f, .speakers = { FRH, FLH, RR, RL, FC, LFE, FR, FL } },
294{ .ca_index = 0x30, .speakers = { FRW, FLW, RR, RL, FC, 0, FR, FL } },
295{ .ca_index = 0x31, .speakers = { FRW, FLW, RR, RL, FC, LFE, FR, FL } },
296};
297
298
299/*
300 * HDMI routines
301 */
302
bce0d2a8
TI		 303#define get_pin(spec, idx) \
304 ((struct hdmi_spec_per_pin *)snd_array_elem(&spec->pins, idx))
305#define get_cvt(spec, idx) \
306 ((struct hdmi_spec_per_cvt *)snd_array_elem(&spec->cvts, idx))
307#define get_pcm_rec(spec, idx) \
308 ((struct hda_pcm *)snd_array_elem(&spec->pcm_rec, idx))
309
384a48d7 310static int pin_nid_to_pin_index(struct hdmi_spec *spec, hda_nid_t pin_nid)
079d88cc 311{
384a48d7 312 int pin_idx;
079d88cc 313
384a48d7 314 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++)
bce0d2a8 315 if (get_pin(spec, pin_idx)->pin_nid == pin_nid)
384a48d7 316 return pin_idx;
079d88cc 317
384a48d7
SW		 318 snd_printk(KERN_WARNING "HDMI: pin nid %d not registered\n", pin_nid);
319 return -EINVAL;
320}
321
322static int hinfo_to_pin_index(struct hdmi_spec *spec,
323 struct hda_pcm_stream *hinfo)
324{
325 int pin_idx;
326
327 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++)
bce0d2a8 328 if (get_pcm_rec(spec, pin_idx)->stream == hinfo)
384a48d7
SW		 329 return pin_idx;
330
331 snd_printk(KERN_WARNING "HDMI: hinfo %p not registered\n", hinfo);
332 return -EINVAL;
333}
334
335static int cvt_nid_to_cvt_index(struct hdmi_spec *spec, hda_nid_t cvt_nid)
336{
337 int cvt_idx;
338
339 for (cvt_idx = 0; cvt_idx < spec->num_cvts; cvt_idx++)
bce0d2a8 340 if (get_cvt(spec, cvt_idx)->cvt_nid == cvt_nid)
384a48d7
SW		 341 return cvt_idx;
342
343 snd_printk(KERN_WARNING "HDMI: cvt nid %d not registered\n", cvt_nid);
079d88cc
WF		 344 return -EINVAL;
345}
346
14bc52b8
PLB		 347static int hdmi_eld_ctl_info(struct snd_kcontrol *kcontrol,
348 struct snd_ctl_elem_info *uinfo)
349{
350 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
68e03de9
DH		 351 struct hdmi_spec *spec = codec->spec;
352 struct hdmi_eld *eld;
14bc52b8
PLB		 353 int pin_idx;
354
14bc52b8
PLB		 355 uinfo->type = SNDRV_CTL_ELEM_TYPE_BYTES;
356
357 pin_idx = kcontrol->private_value;
bce0d2a8 358 eld = &get_pin(spec, pin_idx)->sink_eld;
68e03de9 359
4bd038f9 360 mutex_lock(&eld->lock);
68e03de9 361 uinfo->count = eld->eld_valid ? eld->eld_size : 0;
4bd038f9 362 mutex_unlock(&eld->lock);
14bc52b8
PLB		 363
364 return 0;
365}
366
367static int hdmi_eld_ctl_get(struct snd_kcontrol *kcontrol,
368 struct snd_ctl_elem_value *ucontrol)
369{
370 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
68e03de9
DH		 371 struct hdmi_spec *spec = codec->spec;
372 struct hdmi_eld *eld;
14bc52b8
PLB		 373 int pin_idx;
374
14bc52b8 375 pin_idx = kcontrol->private_value;
bce0d2a8 376 eld = &get_pin(spec, pin_idx)->sink_eld;
68e03de9 377
4bd038f9 378 mutex_lock(&eld->lock);
68e03de9 379 if (eld->eld_size > ARRAY_SIZE(ucontrol->value.bytes.data)) {
4bd038f9 380 mutex_unlock(&eld->lock);
68e03de9
DH		 381 snd_BUG();
382 return -EINVAL;
383 }
384
385 memset(ucontrol->value.bytes.data, 0,
386 ARRAY_SIZE(ucontrol->value.bytes.data));
387 if (eld->eld_valid)
388 memcpy(ucontrol->value.bytes.data, eld->eld_buffer,
389 eld->eld_size);
4bd038f9 390 mutex_unlock(&eld->lock);
14bc52b8
PLB		 391
392 return 0;
393}
394
395static struct snd_kcontrol_new eld_bytes_ctl = {
396 .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE,
397 .iface = SNDRV_CTL_ELEM_IFACE_PCM,
398 .name = "ELD",
399 .info = hdmi_eld_ctl_info,
400 .get = hdmi_eld_ctl_get,
401};
402
403static int hdmi_create_eld_ctl(struct hda_codec *codec, int pin_idx,
404 int device)
405{
406 struct snd_kcontrol *kctl;
407 struct hdmi_spec *spec = codec->spec;
408 int err;
409
410 kctl = snd_ctl_new1(&eld_bytes_ctl, codec);
411 if (!kctl)
412 return -ENOMEM;
413 kctl->private_value = pin_idx;
414 kctl->id.device = device;
415
bce0d2a8 416 err = snd_hda_ctl_add(codec, get_pin(spec, pin_idx)->pin_nid, kctl);
14bc52b8
PLB		 417 if (err < 0)
418 return err;
419
bce0d2a8 420 get_pin(spec, pin_idx)->eld_ctl = kctl;
14bc52b8
PLB		 421 return 0;
422}
423
079d88cc
WF		 424#ifdef BE_PARANOID
425static void hdmi_get_dip_index(struct hda_codec *codec, hda_nid_t pin_nid,
426 int *packet_index, int *byte_index)
427{
428 int val;
429
430 val = snd_hda_codec_read(codec, pin_nid, 0,
431 AC_VERB_GET_HDMI_DIP_INDEX, 0);
432
433 *packet_index = val >> 5;
434 *byte_index = val & 0x1f;
435}
436#endif
437
438static void hdmi_set_dip_index(struct hda_codec *codec, hda_nid_t pin_nid,
439 int packet_index, int byte_index)
440{
441 int val;
442
443 val = (packet_index << 5) | (byte_index & 0x1f);
444
445 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_INDEX, val);
446}
447
448static void hdmi_write_dip_byte(struct hda_codec *codec, hda_nid_t pin_nid,
449 unsigned char val)
450{
451 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_DATA, val);
452}
453
384a48d7 454static void hdmi_init_pin(struct hda_codec *codec, hda_nid_t pin_nid)
079d88cc
WF		 455{
456 /* Unmute */
457 if (get_wcaps(codec, pin_nid) & AC_WCAP_OUT_AMP)
458 snd_hda_codec_write(codec, pin_nid, 0,
459 AC_VERB_SET_AMP_GAIN_MUTE, AMP_OUT_UNMUTE);
6169b673
TI		 460 /* Enable pin out: some machines with GM965 gets broken output when
461 * the pin is disabled or changed while using with HDMI
462 */
079d88cc 463 snd_hda_codec_write(codec, pin_nid, 0,
6169b673 464 AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT);
079d88cc
WF		 465}
466
384a48d7 467static int hdmi_get_channel_count(struct hda_codec *codec, hda_nid_t cvt_nid)
079d88cc 468{
384a48d7 469 return 1 + snd_hda_codec_read(codec, cvt_nid, 0,
079d88cc
WF		 470 AC_VERB_GET_CVT_CHAN_COUNT, 0);
471}
472
473static void hdmi_set_channel_count(struct hda_codec *codec,
384a48d7 474 hda_nid_t cvt_nid, int chs)
079d88cc 475{
384a48d7
SW		 476 if (chs != hdmi_get_channel_count(codec, cvt_nid))
477 snd_hda_codec_write(codec, cvt_nid, 0,
079d88cc
WF		 478 AC_VERB_SET_CVT_CHAN_COUNT, chs - 1);
479}
480
481
482/*
483 * Channel mapping routines
484 */
485
486/*
487 * Compute derived values in channel_allocations[].
488 */
489static void init_channel_allocations(void)
490{
491 int i, j;
492 struct cea_channel_speaker_allocation *p;
493
494 for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
495 p = channel_allocations + i;
496 p->channels = 0;
497 p->spk_mask = 0;
498 for (j = 0; j < ARRAY_SIZE(p->speakers); j++)
499 if (p->speakers[j]) {
500 p->channels++;
501 p->spk_mask |= p->speakers[j];
502 }
503 }
504}
505
72357c78
WX		 506static int get_channel_allocation_order(int ca)
507{
508 int i;
509
510 for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
511 if (channel_allocations[i].ca_index == ca)
512 break;
513 }
514 return i;
515}
516
079d88cc
WF		 517/*
518 * The transformation takes two steps:
519 *
520 * eld->spk_alloc => (eld_speaker_allocation_bits[]) => spk_mask
521 * spk_mask => (channel_allocations[]) => ai->CA
522 *
523 * TODO: it could select the wrong CA from multiple candidates.
524*/
384a48d7 525static int hdmi_channel_allocation(struct hdmi_eld *eld, int channels)
079d88cc 526{
079d88cc 527 int i;
53d7d69d 528 int ca = 0;
079d88cc 529 int spk_mask = 0;
079d88cc
WF		 530 char buf[SND_PRINT_CHANNEL_ALLOCATION_ADVISED_BUFSIZE];
531
532 /*
533 * CA defaults to 0 for basic stereo audio
534 */
535 if (channels <= 2)
536 return 0;
537
079d88cc
WF		 538 /*
539 * expand ELD's speaker allocation mask
540 *
541 * ELD tells the speaker mask in a compact(paired) form,
542 * expand ELD's notions to match the ones used by Audio InfoFrame.
543 */
544 for (i = 0; i < ARRAY_SIZE(eld_speaker_allocation_bits); i++) {
1613d6b4 545 if (eld->info.spk_alloc & (1 << i))
079d88cc
WF		 546 spk_mask |= eld_speaker_allocation_bits[i];
547 }
548
549 /* search for the first working match in the CA table */
550 for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
551 if (channels == channel_allocations[i].channels &&
552 (spk_mask & channel_allocations[i].spk_mask) ==
553 channel_allocations[i].spk_mask) {
53d7d69d 554 ca = channel_allocations[i].ca_index;
079d88cc
WF		 555 break;
556 }
557 }
558
18e39186
AH		 559 if (!ca) {
560 /* if there was no match, select the regular ALSA channel
561 * allocation with the matching number of channels */
562 for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
563 if (channels == channel_allocations[i].channels) {
564 ca = channel_allocations[i].ca_index;
565 break;
566 }
567 }
568 }
569
1613d6b4 570 snd_print_channel_allocation(eld->info.spk_alloc, buf, sizeof(buf));
2abbf439 571 snd_printdd("HDMI: select CA 0x%x for %d-channel allocation: %s\n",
53d7d69d 572 ca, channels, buf);
079d88cc 573
53d7d69d 574 return ca;
079d88cc
WF		 575}
576
577static void hdmi_debug_channel_mapping(struct hda_codec *codec,
578 hda_nid_t pin_nid)
579{
580#ifdef CONFIG_SND_DEBUG_VERBOSE
581 int i;
582 int slot;
583
584 for (i = 0; i < 8; i++) {
585 slot = snd_hda_codec_read(codec, pin_nid, 0,
586 AC_VERB_GET_HDMI_CHAN_SLOT, i);
587 printk(KERN_DEBUG "HDMI: ASP channel %d => slot %d\n",
588 slot >> 4, slot & 0xf);
589 }
590#endif
591}
592
593
d45e6889 594static void hdmi_std_setup_channel_mapping(struct hda_codec *codec,
079d88cc 595 hda_nid_t pin_nid,
433968da 596 bool non_pcm,
53d7d69d 597 int ca)
079d88cc 598{
90f28002 599 struct cea_channel_speaker_allocation *ch_alloc;
079d88cc 600 int i;
079d88cc 601 int err;
72357c78 602 int order;
433968da 603 int non_pcm_mapping[8];
079d88cc 604
72357c78 605 order = get_channel_allocation_order(ca);
90f28002 606 ch_alloc = &channel_allocations[order];
433968da 607
079d88cc 608 if (hdmi_channel_mapping[ca][1] == 0) {
90f28002
AH		 609 int hdmi_slot = 0;
610 /* fill actual channel mappings in ALSA channel (i) order */
611 for (i = 0; i < ch_alloc->channels; i++) {
612 while (!ch_alloc->speakers[7 - hdmi_slot] && !WARN_ON(hdmi_slot >= 8))
613 hdmi_slot++; /* skip zero slots */
614
615 hdmi_channel_mapping[ca][i] = (i << 4) | hdmi_slot++;
616 }
617 /* fill the rest of the slots with ALSA channel 0xf */
618 for (hdmi_slot = 0; hdmi_slot < 8; hdmi_slot++)
619 if (!ch_alloc->speakers[7 - hdmi_slot])
620 hdmi_channel_mapping[ca][i++] = (0xf << 4) | hdmi_slot;
079d88cc
WF		 621 }
622
433968da 623 if (non_pcm) {
90f28002 624 for (i = 0; i < ch_alloc->channels; i++)
11f7c52d 625 non_pcm_mapping[i] = (i << 4) | i;
433968da 626 for (; i < 8; i++)
11f7c52d 627 non_pcm_mapping[i] = (0xf << 4) | i;
433968da
WX		 628 }
629
079d88cc
WF		 630 for (i = 0; i < 8; i++) {
631 err = snd_hda_codec_write(codec, pin_nid, 0,
632 AC_VERB_SET_HDMI_CHAN_SLOT,
433968da 633 non_pcm ? non_pcm_mapping[i] : hdmi_channel_mapping[ca][i]);
079d88cc 634 if (err) {
2abbf439
WF		 635 snd_printdd(KERN_NOTICE
636 "HDMI: channel mapping failed\n");
079d88cc
WF		 637 break;
638 }
639 }
079d88cc
WF		 640}
641
d45e6889
TI		 642struct channel_map_table {
643 unsigned char map; /* ALSA API channel map position */
d45e6889
TI		 644 int spk_mask; /* speaker position bit mask */
645};
646
647static struct channel_map_table map_tables[] = {
a5b7d510
AH		 648 { SNDRV_CHMAP_FL, FL },
649 { SNDRV_CHMAP_FR, FR },
650 { SNDRV_CHMAP_RL, RL },
651 { SNDRV_CHMAP_RR, RR },
652 { SNDRV_CHMAP_LFE, LFE },
653 { SNDRV_CHMAP_FC, FC },
654 { SNDRV_CHMAP_RLC, RLC },
655 { SNDRV_CHMAP_RRC, RRC },
656 { SNDRV_CHMAP_RC, RC },
657 { SNDRV_CHMAP_FLC, FLC },
658 { SNDRV_CHMAP_FRC, FRC },
659 { SNDRV_CHMAP_FLH, FLH },
660 { SNDRV_CHMAP_FRH, FRH },
661 { SNDRV_CHMAP_FLW, FLW },
662 { SNDRV_CHMAP_FRW, FRW },
663 { SNDRV_CHMAP_TC, TC },
664 { SNDRV_CHMAP_FCH, FCH },
d45e6889
TI		 665 {} /* terminator */
666};
667
668/* from ALSA API channel position to speaker bit mask */
669static int to_spk_mask(unsigned char c)
670{
671 struct channel_map_table *t = map_tables;
672 for (; t->map; t++) {
673 if (t->map == c)
674 return t->spk_mask;
675 }
676 return 0;
677}
678
679/* from ALSA API channel position to CEA slot */
a5b7d510 680static int to_cea_slot(int ordered_ca, unsigned char pos)
d45e6889 681{
a5b7d510
AH		 682 int mask = to_spk_mask(pos);
683 int i;
d45e6889 684
a5b7d510
AH		 685 if (mask) {
686 for (i = 0; i < 8; i++) {
687 if (channel_allocations[ordered_ca].speakers[7 - i] == mask)
688 return i;
689 }
d45e6889 690 }
a5b7d510
AH		 691
692 return -1;
d45e6889
TI		 693}
694
695/* from speaker bit mask to ALSA API channel position */
696static int spk_to_chmap(int spk)
697{
698 struct channel_map_table *t = map_tables;
699 for (; t->map; t++) {
700 if (t->spk_mask == spk)
701 return t->map;
702 }
703 return 0;
704}
705
a5b7d510
AH		 706/* from CEA slot to ALSA API channel position */
707static int from_cea_slot(int ordered_ca, unsigned char slot)
708{
709 int mask = channel_allocations[ordered_ca].speakers[7 - slot];
710
711 return spk_to_chmap(mask);
712}
713
d45e6889
TI		 714/* get the CA index corresponding to the given ALSA API channel map */
715static int hdmi_manual_channel_allocation(int chs, unsigned char *map)
716{
717 int i, spks = 0, spk_mask = 0;
718
719 for (i = 0; i < chs; i++) {
720 int mask = to_spk_mask(map[i]);
721 if (mask) {
722 spk_mask |= mask;
723 spks++;
724 }
725 }
726
727 for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
728 if ((chs == channel_allocations[i].channels ||
729 spks == channel_allocations[i].channels) &&
730 (spk_mask & channel_allocations[i].spk_mask) ==
731 channel_allocations[i].spk_mask)
732 return channel_allocations[i].ca_index;
733 }
734 return -1;
735}
736
737/* set up the channel slots for the given ALSA API channel map */
738static int hdmi_manual_setup_channel_mapping(struct hda_codec *codec,
739 hda_nid_t pin_nid,
a5b7d510
AH		 740 int chs, unsigned char *map,
741 int ca)
d45e6889 742{
a5b7d510 743 int ordered_ca = get_channel_allocation_order(ca);
11f7c52d
AH		 744 int alsa_pos, hdmi_slot;
745 int assignments[8] = {[0 ... 7] = 0xf};
746
747 for (alsa_pos = 0; alsa_pos < chs; alsa_pos++) {
748
a5b7d510 749 hdmi_slot = to_cea_slot(ordered_ca, map[alsa_pos]);
11f7c52d
AH		 750
751 if (hdmi_slot < 0)
752 continue; /* unassigned channel */
753
754 assignments[hdmi_slot] = alsa_pos;
755 }
756
757 for (hdmi_slot = 0; hdmi_slot < 8; hdmi_slot++) {
d45e6889 758 int val, err;
11f7c52d
AH		 759
760 val = (assignments[hdmi_slot] << 4) | hdmi_slot;
d45e6889
TI		 761 err = snd_hda_codec_write(codec, pin_nid, 0,
762 AC_VERB_SET_HDMI_CHAN_SLOT, val);
763 if (err)
764 return -EINVAL;
765 }
766 return 0;
767}
768
769/* store ALSA API channel map from the current default map */
770static void hdmi_setup_fake_chmap(unsigned char *map, int ca)
771{
772 int i;
56cac413 773 int ordered_ca = get_channel_allocation_order(ca);
d45e6889 774 for (i = 0; i < 8; i++) {
56cac413 775 if (i < channel_allocations[ordered_ca].channels)
a5b7d510 776 map[i] = from_cea_slot(ordered_ca, hdmi_channel_mapping[ca][i] & 0x0f);
d45e6889
TI		 777 else
778 map[i] = 0;
779 }
780}
781
782static void hdmi_setup_channel_mapping(struct hda_codec *codec,
783 hda_nid_t pin_nid, bool non_pcm, int ca,
20608731
AH		 784 int channels, unsigned char *map,
785 bool chmap_set)
d45e6889 786{
20608731 787 if (!non_pcm && chmap_set) {
d45e6889 788 hdmi_manual_setup_channel_mapping(codec, pin_nid,
a5b7d510 789 channels, map, ca);
d45e6889
TI		 790 } else {
791 hdmi_std_setup_channel_mapping(codec, pin_nid, non_pcm, ca);
792 hdmi_setup_fake_chmap(map, ca);
793 }
980b2495
AH		 794
795 hdmi_debug_channel_mapping(codec, pin_nid);
d45e6889 796}
079d88cc
WF		 797
798/*
799 * Audio InfoFrame routines
800 */
801
802/*
803 * Enable Audio InfoFrame Transmission
804 */
805static void hdmi_start_infoframe_trans(struct hda_codec *codec,
806 hda_nid_t pin_nid)
807{
808 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
809 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_XMIT,
810 AC_DIPXMIT_BEST);
811}
812
813/*
814 * Disable Audio InfoFrame Transmission
815 */
816static void hdmi_stop_infoframe_trans(struct hda_codec *codec,
817 hda_nid_t pin_nid)
818{
819 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
820 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_XMIT,
821 AC_DIPXMIT_DISABLE);
822}
823
824static void hdmi_debug_dip_size(struct hda_codec *codec, hda_nid_t pin_nid)
825{
826#ifdef CONFIG_SND_DEBUG_VERBOSE
827 int i;
828 int size;
829
830 size = snd_hdmi_get_eld_size(codec, pin_nid);
831 printk(KERN_DEBUG "HDMI: ELD buf size is %d\n", size);
832
833 for (i = 0; i < 8; i++) {
834 size = snd_hda_codec_read(codec, pin_nid, 0,
835 AC_VERB_GET_HDMI_DIP_SIZE, i);
836 printk(KERN_DEBUG "HDMI: DIP GP[%d] buf size is %d\n", i, size);
837 }
838#endif
839}
840
841static void hdmi_clear_dip_buffers(struct hda_codec *codec, hda_nid_t pin_nid)
842{
843#ifdef BE_PARANOID
844 int i, j;
845 int size;
846 int pi, bi;
847 for (i = 0; i < 8; i++) {
848 size = snd_hda_codec_read(codec, pin_nid, 0,
849 AC_VERB_GET_HDMI_DIP_SIZE, i);
850 if (size == 0)
851 continue;
852
853 hdmi_set_dip_index(codec, pin_nid, i, 0x0);
854 for (j = 1; j < 1000; j++) {
855 hdmi_write_dip_byte(codec, pin_nid, 0x0);
856 hdmi_get_dip_index(codec, pin_nid, &pi, &bi);
857 if (pi != i)
858 snd_printd(KERN_INFO "dip index %d: %d != %d\n",
859 bi, pi, i);
860 if (bi == 0) /* byte index wrapped around */
861 break;
862 }
863 snd_printd(KERN_INFO
864 "HDMI: DIP GP[%d] buf reported size=%d, written=%d\n",
865 i, size, j);
866 }
867#endif
868}
869
53d7d69d 870static void hdmi_checksum_audio_infoframe(struct hdmi_audio_infoframe *hdmi_ai)
079d88cc 871{
53d7d69d 872 u8 *bytes = (u8 *)hdmi_ai;
079d88cc
WF		 873 u8 sum = 0;
874 int i;
875
53d7d69d 876 hdmi_ai->checksum = 0;
079d88cc 877
53d7d69d 878 for (i = 0; i < sizeof(*hdmi_ai); i++)
079d88cc
WF		 879 sum += bytes[i];
880
53d7d69d 881 hdmi_ai->checksum = -sum;
079d88cc
WF		 882}
883
884static void hdmi_fill_audio_infoframe(struct hda_codec *codec,
885 hda_nid_t pin_nid,
53d7d69d 886 u8 *dip, int size)
079d88cc 887{
079d88cc
WF		 888 int i;
889
890 hdmi_debug_dip_size(codec, pin_nid);
891 hdmi_clear_dip_buffers(codec, pin_nid); /* be paranoid */
892
079d88cc 893 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
53d7d69d
WF		 894 for (i = 0; i < size; i++)
895 hdmi_write_dip_byte(codec, pin_nid, dip[i]);
079d88cc
WF		 896}
897
898static bool hdmi_infoframe_uptodate(struct hda_codec *codec, hda_nid_t pin_nid,
53d7d69d 899 u8 *dip, int size)
079d88cc 900{
079d88cc
WF		 901 u8 val;
902 int i;
903
904 if (snd_hda_codec_read(codec, pin_nid, 0, AC_VERB_GET_HDMI_DIP_XMIT, 0)
905 != AC_DIPXMIT_BEST)
906 return false;
907
908 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
53d7d69d 909 for (i = 0; i < size; i++) {
079d88cc
WF		 910 val = snd_hda_codec_read(codec, pin_nid, 0,
911 AC_VERB_GET_HDMI_DIP_DATA, 0);
53d7d69d 912 if (val != dip[i])
079d88cc
WF		 913 return false;
914 }
915
916 return true;
917}
918
b054087d
TI		 919static void hdmi_setup_audio_infoframe(struct hda_codec *codec,
920 struct hdmi_spec_per_pin *per_pin,
921 bool non_pcm)
079d88cc 922{
384a48d7 923 hda_nid_t pin_nid = per_pin->pin_nid;
b054087d 924 int channels = per_pin->channels;
1df5a06a 925 int active_channels;
384a48d7 926 struct hdmi_eld *eld;
1df5a06a 927 int ca, ordered_ca;
2b203dbb 928 union audio_infoframe ai;
079d88cc 929
b054087d
TI		 930 if (!channels)
931 return;
932
58f7d28d
ML		 933 if (is_haswell(codec))
934 snd_hda_codec_write(codec, pin_nid, 0,
935 AC_VERB_SET_AMP_GAIN_MUTE,
936 AMP_OUT_UNMUTE);
937
bce0d2a8 938 eld = &per_pin->sink_eld;
384a48d7
SW		 939 if (!eld->monitor_present)
940 return;
079d88cc 941
d45e6889
TI		 942 if (!non_pcm && per_pin->chmap_set)
943 ca = hdmi_manual_channel_allocation(channels, per_pin->chmap);
944 else
945 ca = hdmi_channel_allocation(eld, channels);
946 if (ca < 0)
947 ca = 0;
384a48d7 948
1df5a06a
AH		 949 ordered_ca = get_channel_allocation_order(ca);
950 active_channels = channel_allocations[ordered_ca].channels;
951
952 hdmi_set_channel_count(codec, per_pin->cvt_nid, active_channels);
953
384a48d7 954 memset(&ai, 0, sizeof(ai));
1613d6b4 955 if (eld->info.conn_type == 0) { /* HDMI */
384a48d7
SW		 956 struct hdmi_audio_infoframe *hdmi_ai = &ai.hdmi;
957
958 hdmi_ai->type = 0x84;
959 hdmi_ai->ver = 0x01;
960 hdmi_ai->len = 0x0a;
1df5a06a 961 hdmi_ai->CC02_CT47 = active_channels - 1;
384a48d7
SW		 962 hdmi_ai->CA = ca;
963 hdmi_checksum_audio_infoframe(hdmi_ai);
1613d6b4 964 } else if (eld->info.conn_type == 1) { /* DisplayPort */
384a48d7
SW		 965 struct dp_audio_infoframe *dp_ai = &ai.dp;
966
967 dp_ai->type = 0x84;
968 dp_ai->len = 0x1b;
969 dp_ai->ver = 0x11 << 2;
1df5a06a 970 dp_ai->CC02_CT47 = active_channels - 1;
384a48d7
SW		 971 dp_ai->CA = ca;
972 } else {
973 snd_printd("HDMI: unknown connection type at pin %d\n",
974 pin_nid);
975 return;
976 }
53d7d69d 977
39edac70
AH		 978 /*
979 * always configure channel mapping, it may have been changed by the
980 * user in the meantime
981 */
982 hdmi_setup_channel_mapping(codec, pin_nid, non_pcm, ca,
983 channels, per_pin->chmap,
984 per_pin->chmap_set);
985
384a48d7
SW		 986 /*
987 * sizeof(ai) is used instead of sizeof(*hdmi_ai) or
988 * sizeof(*dp_ai) to avoid partial match/update problems when
989 * the user switches between HDMI/DP monitors.
990 */
991 if (!hdmi_infoframe_uptodate(codec, pin_nid, ai.bytes,
992 sizeof(ai))) {
993 snd_printdd("hdmi_setup_audio_infoframe: "
980b2495 994 "pin=%d channels=%d ca=0x%02x\n",
384a48d7 995 pin_nid,
980b2495 996 active_channels, ca);
384a48d7
SW		 997 hdmi_stop_infoframe_trans(codec, pin_nid);
998 hdmi_fill_audio_infoframe(codec, pin_nid,
999 ai.bytes, sizeof(ai));
1000 hdmi_start_infoframe_trans(codec, pin_nid);
079d88cc 1001 }
433968da 1002
1a6003b5 1003 per_pin->non_pcm = non_pcm;
079d88cc
WF		 1004}
1005
1006
1007/*
1008 * Unsolicited events
1009 */
1010
c6e8453e 1011static void hdmi_present_sense(struct hdmi_spec_per_pin *per_pin, int repoll);
38faddb1 1012
079d88cc
WF		 1013static void hdmi_intrinsic_event(struct hda_codec *codec, unsigned int res)
1014{
1015 struct hdmi_spec *spec = codec->spec;
3a93897e
TI		 1016 int tag = res >> AC_UNSOL_RES_TAG_SHIFT;
1017 int pin_nid;
384a48d7 1018 int pin_idx;
3a93897e 1019 struct hda_jack_tbl *jack;
2e59e5ab 1020 int dev_entry = (res & AC_UNSOL_RES_DE) >> AC_UNSOL_RES_DE_SHIFT;
3a93897e
TI		 1021
1022 jack = snd_hda_jack_tbl_get_from_tag(codec, tag);
1023 if (!jack)
1024 return;
1025 pin_nid = jack->nid;
1026 jack->jack_dirty = 1;
079d88cc 1027
fae3d88a 1028 _snd_printd(SND_PR_VERBOSE,
2e59e5ab
ML		 1029 "HDMI hot plug event: Codec=%d Pin=%d Device=%d Inactive=%d Presence_Detect=%d ELD_Valid=%d\n",
1030 codec->addr, pin_nid, dev_entry, !!(res & AC_UNSOL_RES_IA),
fae3d88a 1031 !!(res & AC_UNSOL_RES_PD), !!(res & AC_UNSOL_RES_ELDV));
079d88cc 1032
384a48d7
SW		 1033 pin_idx = pin_nid_to_pin_index(spec, pin_nid);
1034 if (pin_idx < 0)
079d88cc
WF		 1035 return;
1036
bce0d2a8 1037 hdmi_present_sense(get_pin(spec, pin_idx), 1);
01a61e12 1038 snd_hda_jack_report_sync(codec);
079d88cc
WF		 1039}
1040
1041static void hdmi_non_intrinsic_event(struct hda_codec *codec, unsigned int res)
1042{
1043 int tag = res >> AC_UNSOL_RES_TAG_SHIFT;
1044 int subtag = (res & AC_UNSOL_RES_SUBTAG) >> AC_UNSOL_RES_SUBTAG_SHIFT;
1045 int cp_state = !!(res & AC_UNSOL_RES_CP_STATE);
1046 int cp_ready = !!(res & AC_UNSOL_RES_CP_READY);
1047
1048 printk(KERN_INFO
e9ea8e8f 1049 "HDMI CP event: CODEC=%d TAG=%d SUBTAG=0x%x CP_STATE=%d CP_READY=%d\n",
384a48d7 1050 codec->addr,
079d88cc
WF		 1051 tag,
1052 subtag,
1053 cp_state,
1054 cp_ready);
1055
1056 /* TODO */
1057 if (cp_state)
1058 ;
1059 if (cp_ready)
1060 ;
1061}
1062
1063
1064static void hdmi_unsol_event(struct hda_codec *codec, unsigned int res)
1065{
079d88cc
WF		 1066 int tag = res >> AC_UNSOL_RES_TAG_SHIFT;
1067 int subtag = (res & AC_UNSOL_RES_SUBTAG) >> AC_UNSOL_RES_SUBTAG_SHIFT;
1068
3a93897e 1069 if (!snd_hda_jack_tbl_get_from_tag(codec, tag)) {
079d88cc
WF		 1070 snd_printd(KERN_INFO "Unexpected HDMI event tag 0x%x\n", tag);
1071 return;
1072 }
1073
1074 if (subtag == 0)
1075 hdmi_intrinsic_event(codec, res);
1076 else
1077 hdmi_non_intrinsic_event(codec, res);
1078}
1079
58f7d28d 1080static void haswell_verify_D0(struct hda_codec *codec,
53b434f0 1081 hda_nid_t cvt_nid, hda_nid_t nid)
83f26ad2 1082{
58f7d28d 1083 int pwr;
83f26ad2 1084
53b434f0
WX		 1085 /* For Haswell, the converter 1/2 may keep in D3 state after bootup,
1086 * thus pins could only choose converter 0 for use. Make sure the
1087 * converters are in correct power state */
fd678cac 1088 if (!snd_hda_check_power_state(codec, cvt_nid, AC_PWRST_D0))
53b434f0
WX		 1089 snd_hda_codec_write(codec, cvt_nid, 0, AC_VERB_SET_POWER_STATE, AC_PWRST_D0);
1090
fd678cac 1091 if (!snd_hda_check_power_state(codec, nid, AC_PWRST_D0)) {
83f26ad2
DH		 1092 snd_hda_codec_write(codec, nid, 0, AC_VERB_SET_POWER_STATE,
1093 AC_PWRST_D0);
1094 msleep(40);
1095 pwr = snd_hda_codec_read(codec, nid, 0, AC_VERB_GET_POWER_STATE, 0);
1096 pwr = (pwr & AC_PWRST_ACTUAL) >> AC_PWRST_ACTUAL_SHIFT;
1097 snd_printd("Haswell HDMI audio: Power for pin 0x%x is now D%d\n", nid, pwr);
1098 }
83f26ad2
DH		 1099}
1100
079d88cc
WF		 1101/*
1102 * Callbacks
1103 */
1104
92f10b3f
TI		 1105/* HBR should be Non-PCM, 8 channels */
1106#define is_hbr_format(format) \
1107 ((format & AC_FMT_TYPE_NON_PCM) && (format & AC_FMT_CHAN_MASK) == 7)
1108
384a48d7
SW		 1109static int hdmi_setup_stream(struct hda_codec *codec, hda_nid_t cvt_nid,
1110 hda_nid_t pin_nid, u32 stream_tag, int format)
079d88cc 1111{
ea87d1c4
AH		 1112 int pinctl;
1113 int new_pinctl = 0;
ea87d1c4 1114
fb87fa3a 1115 if (is_haswell(codec))
58f7d28d 1116 haswell_verify_D0(codec, cvt_nid, pin_nid);
83f26ad2 1117
384a48d7
SW		 1118 if (snd_hda_query_pin_caps(codec, pin_nid) & AC_PINCAP_HBR) {
1119 pinctl = snd_hda_codec_read(codec, pin_nid, 0,
ea87d1c4
AH		 1120 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
1121
1122 new_pinctl = pinctl & ~AC_PINCTL_EPT;
92f10b3f 1123 if (is_hbr_format(format))
ea87d1c4
AH		 1124 new_pinctl |= AC_PINCTL_EPT_HBR;
1125 else
1126 new_pinctl |= AC_PINCTL_EPT_NATIVE;
1127
1128 snd_printdd("hdmi_setup_stream: "
1129 "NID=0x%x, %spinctl=0x%x\n",
384a48d7 1130 pin_nid,
ea87d1c4
AH		 1131 pinctl == new_pinctl ? "" : "new-",
1132 new_pinctl);
1133
1134 if (pinctl != new_pinctl)
384a48d7 1135 snd_hda_codec_write(codec, pin_nid, 0,
ea87d1c4
AH		 1136 AC_VERB_SET_PIN_WIDGET_CONTROL,
1137 new_pinctl);
ea87d1c4 1138
384a48d7 1139 }
92f10b3f 1140 if (is_hbr_format(format) && !new_pinctl) {
ea87d1c4
AH		 1141 snd_printdd("hdmi_setup_stream: HBR is not supported\n");
1142 return -EINVAL;
1143 }
079d88cc 1144
384a48d7 1145 snd_hda_codec_setup_stream(codec, cvt_nid, stream_tag, 0, format);
ea87d1c4 1146 return 0;
079d88cc
WF		 1147}
1148
7ef166b8
WX		 1149static int hdmi_choose_cvt(struct hda_codec *codec,
1150 int pin_idx, int *cvt_id, int *mux_id)
bbbe3390
TI		 1151{
1152 struct hdmi_spec *spec = codec->spec;
384a48d7 1153 struct hdmi_spec_per_pin *per_pin;
384a48d7 1154 struct hdmi_spec_per_cvt *per_cvt = NULL;
7ef166b8 1155 int cvt_idx, mux_idx = 0;
bbbe3390 1156
bce0d2a8 1157 per_pin = get_pin(spec, pin_idx);
384a48d7
SW		 1158
1159 /* Dynamically assign converter to stream */
1160 for (cvt_idx = 0; cvt_idx < spec->num_cvts; cvt_idx++) {
bce0d2a8 1161 per_cvt = get_cvt(spec, cvt_idx);
bbbe3390 1162
384a48d7
SW		 1163 /* Must not already be assigned */
1164 if (per_cvt->assigned)
1165 continue;
1166 /* Must be in pin's mux's list of converters */
1167 for (mux_idx = 0; mux_idx < per_pin->num_mux_nids; mux_idx++)
1168 if (per_pin->mux_nids[mux_idx] == per_cvt->cvt_nid)
1169 break;
1170 /* Not in mux list */
1171 if (mux_idx == per_pin->num_mux_nids)
1172 continue;
1173 break;
1174 }
7ef166b8 1175
384a48d7
SW		 1176 /* No free converters */
1177 if (cvt_idx == spec->num_cvts)
1178 return -ENODEV;
1179
7ef166b8
WX		 1180 if (cvt_id)
1181 *cvt_id = cvt_idx;
1182 if (mux_id)
1183 *mux_id = mux_idx;
1184
1185 return 0;
1186}
1187
1188static void haswell_config_cvts(struct hda_codec *codec,
f82d7d16 1189 hda_nid_t pin_nid, int mux_idx)
7ef166b8
WX		 1190{
1191 struct hdmi_spec *spec = codec->spec;
f82d7d16
ML		 1192 hda_nid_t nid, end_nid;
1193 int cvt_idx, curr;
1194 struct hdmi_spec_per_cvt *per_cvt;
7ef166b8 1195
f82d7d16
ML		 1196 /* configure all pins, including "no physical connection" ones */
1197 end_nid = codec->start_nid + codec->num_nodes;
1198 for (nid = codec->start_nid; nid < end_nid; nid++) {
1199 unsigned int wid_caps = get_wcaps(codec, nid);
1200 unsigned int wid_type = get_wcaps_type(wid_caps);
1201
1202 if (wid_type != AC_WID_PIN)
1203 continue;
7ef166b8 1204
f82d7d16 1205 if (nid == pin_nid)
7ef166b8
WX		 1206 continue;
1207
f82d7d16 1208 curr = snd_hda_codec_read(codec, nid, 0,
7ef166b8 1209 AC_VERB_GET_CONNECT_SEL, 0);
f82d7d16
ML		 1210 if (curr != mux_idx)
1211 continue;
7ef166b8 1212
f82d7d16
ML		 1213 /* choose an unassigned converter. The conveters in the
1214 * connection list are in the same order as in the codec.
1215 */
1216 for (cvt_idx = 0; cvt_idx < spec->num_cvts; cvt_idx++) {
1217 per_cvt = get_cvt(spec, cvt_idx);
1218 if (!per_cvt->assigned) {
1219 snd_printdd("choose cvt %d for pin nid %d\n",
1220 cvt_idx, nid);
1221 snd_hda_codec_write_cache(codec, nid, 0,
7ef166b8 1222 AC_VERB_SET_CONNECT_SEL,
f82d7d16
ML		 1223 cvt_idx);
1224 break;
1225 }
7ef166b8
WX		 1226 }
1227 }
1228}
1229
1230/*
1231 * HDA PCM callbacks
1232 */
1233static int hdmi_pcm_open(struct hda_pcm_stream *hinfo,
1234 struct hda_codec *codec,
1235 struct snd_pcm_substream *substream)
1236{
1237 struct hdmi_spec *spec = codec->spec;
1238 struct snd_pcm_runtime *runtime = substream->runtime;
1239 int pin_idx, cvt_idx, mux_idx = 0;
1240 struct hdmi_spec_per_pin *per_pin;
1241 struct hdmi_eld *eld;
1242 struct hdmi_spec_per_cvt *per_cvt = NULL;
1243 int err;
1244
1245 /* Validate hinfo */
1246 pin_idx = hinfo_to_pin_index(spec, hinfo);
1247 if (snd_BUG_ON(pin_idx < 0))
1248 return -EINVAL;
1249 per_pin = get_pin(spec, pin_idx);
1250 eld = &per_pin->sink_eld;
1251
1252 err = hdmi_choose_cvt(codec, pin_idx, &cvt_idx, &mux_idx);
1253 if (err < 0)
1254 return err;
1255
1256 per_cvt = get_cvt(spec, cvt_idx);
384a48d7
SW		 1257 /* Claim converter */
1258 per_cvt->assigned = 1;
1df5a06a 1259 per_pin->cvt_nid = per_cvt->cvt_nid;
384a48d7
SW		 1260 hinfo->nid = per_cvt->cvt_nid;
1261
bddee96b 1262 snd_hda_codec_write_cache(codec, per_pin->pin_nid, 0,
384a48d7
SW		 1263 AC_VERB_SET_CONNECT_SEL,
1264 mux_idx);
7ef166b8
WX		 1265
1266 /* configure unused pins to choose other converters */
fb87fa3a 1267 if (is_haswell(codec))
f82d7d16 1268 haswell_config_cvts(codec, per_pin->pin_nid, mux_idx);
7ef166b8 1269
384a48d7 1270 snd_hda_spdif_ctls_assign(codec, pin_idx, per_cvt->cvt_nid);
bbbe3390 1271
2def8172 1272 /* Initially set the converter's capabilities */
384a48d7
SW		 1273 hinfo->channels_min = per_cvt->channels_min;
1274 hinfo->channels_max = per_cvt->channels_max;
1275 hinfo->rates = per_cvt->rates;
1276 hinfo->formats = per_cvt->formats;
1277 hinfo->maxbps = per_cvt->maxbps;
2def8172 1278
384a48d7 1279 /* Restrict capabilities by ELD if this isn't disabled */
c3d52105 1280 if (!static_hdmi_pcm && eld->eld_valid) {
1613d6b4 1281 snd_hdmi_eld_update_pcm_info(&eld->info, hinfo);
bbbe3390 1282 if (hinfo->channels_min > hinfo->channels_max ||
2ad779b7
TI		 1283 !hinfo->rates || !hinfo->formats) {
1284 per_cvt->assigned = 0;
1285 hinfo->nid = 0;
1286 snd_hda_spdif_ctls_unassign(codec, pin_idx);
bbbe3390 1287 return -ENODEV;
2ad779b7 1288 }
bbbe3390 1289 }
2def8172
SW		 1290
1291 /* Store the updated parameters */
639cef0e
TI		 1292 runtime->hw.channels_min = hinfo->channels_min;
1293 runtime->hw.channels_max = hinfo->channels_max;
1294 runtime->hw.formats = hinfo->formats;
1295 runtime->hw.rates = hinfo->rates;
4fe2ca14
TI		 1296
1297 snd_pcm_hw_constraint_step(substream->runtime, 0,
1298 SNDRV_PCM_HW_PARAM_CHANNELS, 2);
bbbe3390
TI		 1299 return 0;
1300}
1301
079d88cc
WF		 1302/*
1303 * HDA/HDMI auto parsing
1304 */
384a48d7 1305static int hdmi_read_pin_conn(struct hda_codec *codec, int pin_idx)
079d88cc
WF		 1306{
1307 struct hdmi_spec *spec = codec->spec;
bce0d2a8 1308 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
384a48d7 1309 hda_nid_t pin_nid = per_pin->pin_nid;
079d88cc
WF		 1310
1311 if (!(get_wcaps(codec, pin_nid) & AC_WCAP_CONN_LIST)) {
1312 snd_printk(KERN_WARNING
1313 "HDMI: pin %d wcaps %#x "
1314 "does not support connection list\n",
1315 pin_nid, get_wcaps(codec, pin_nid));
1316 return -EINVAL;
1317 }
1318
384a48d7
SW		 1319 per_pin->num_mux_nids = snd_hda_get_connections(codec, pin_nid,
1320 per_pin->mux_nids,
1321 HDA_MAX_CONNECTIONS);
079d88cc
WF		 1322
1323 return 0;
1324}
1325
c6e8453e 1326static void hdmi_present_sense(struct hdmi_spec_per_pin *per_pin, int repoll)
079d88cc 1327{
744626da 1328 struct hda_codec *codec = per_pin->codec;
4bd038f9
DH		 1329 struct hdmi_spec *spec = codec->spec;
1330 struct hdmi_eld *eld = &spec->temp_eld;
1331 struct hdmi_eld *pin_eld = &per_pin->sink_eld;
744626da 1332 hda_nid_t pin_nid = per_pin->pin_nid;
5d44f927
SW		 1333 /*
1334 * Always execute a GetPinSense verb here, even when called from
1335 * hdmi_intrinsic_event; for some NVIDIA HW, the unsolicited
1336 * response's PD bit is not the real PD value, but indicates that
1337 * the real PD value changed. An older version of the HD-audio
1338 * specification worked this way. Hence, we just ignore the data in
1339 * the unsolicited response to avoid custom WARs.
1340 */
079d88cc 1341 int present = snd_hda_pin_sense(codec, pin_nid);
4bd038f9
DH		 1342 bool update_eld = false;
1343 bool eld_changed = false;
079d88cc 1344
4bd038f9
DH		 1345 pin_eld->monitor_present = !!(present & AC_PINSENSE_PRESENCE);
1346 if (pin_eld->monitor_present)
1347 eld->eld_valid = !!(present & AC_PINSENSE_ELDV);
1348 else
1349 eld->eld_valid = false;
079d88cc 1350
fae3d88a 1351 _snd_printd(SND_PR_VERBOSE,
384a48d7 1352 "HDMI status: Codec=%d Pin=%d Presence_Detect=%d ELD_Valid=%d\n",
10250911 1353 codec->addr, pin_nid, pin_eld->monitor_present, eld->eld_valid);
5d44f927 1354
4bd038f9 1355 if (eld->eld_valid) {
1613d6b4
DH		 1356 if (snd_hdmi_get_eld(codec, pin_nid, eld->eld_buffer,
1357 &eld->eld_size) < 0)
4bd038f9 1358 eld->eld_valid = false;
1613d6b4
DH		 1359 else {
1360 memset(&eld->info, 0, sizeof(struct parsed_hdmi_eld));
1361 if (snd_hdmi_parse_eld(&eld->info, eld->eld_buffer,
1362 eld->eld_size) < 0)
4bd038f9 1363 eld->eld_valid = false;
1613d6b4
DH		 1364 }
1365
4bd038f9 1366 if (eld->eld_valid) {
1613d6b4 1367 snd_hdmi_show_eld(&eld->info);
4bd038f9 1368 update_eld = true;
1613d6b4 1369 }
c6e8453e 1370 else if (repoll) {
744626da
WF		 1371 queue_delayed_work(codec->bus->workq,
1372 &per_pin->work,
1373 msecs_to_jiffies(300));
4bd038f9 1374 return;
744626da
WF		 1375 }
1376 }
4bd038f9
DH		 1377
1378 mutex_lock(&pin_eld->lock);
92c69e79 1379 if (pin_eld->eld_valid && !eld->eld_valid) {
4bd038f9 1380 update_eld = true;
92c69e79
DH		 1381 eld_changed = true;
1382 }
4bd038f9 1383 if (update_eld) {
b054087d 1384 bool old_eld_valid = pin_eld->eld_valid;
4bd038f9 1385 pin_eld->eld_valid = eld->eld_valid;
92c69e79
DH		 1386 eld_changed = pin_eld->eld_size != eld->eld_size ||
1387 memcmp(pin_eld->eld_buffer, eld->eld_buffer,
4bd038f9
DH		 1388 eld->eld_size) != 0;
1389 if (eld_changed)
1390 memcpy(pin_eld->eld_buffer, eld->eld_buffer,
1391 eld->eld_size);
1392 pin_eld->eld_size = eld->eld_size;
1393 pin_eld->info = eld->info;
b054087d
TI		 1394
1395 /* Haswell-specific workaround: re-setup when the transcoder is
1396 * changed during the stream playback
1397 */
fb87fa3a 1398 if (is_haswell(codec) &&
58f7d28d 1399 eld->eld_valid && !old_eld_valid && per_pin->setup)
b054087d
TI		 1400 hdmi_setup_audio_infoframe(codec, per_pin,
1401 per_pin->non_pcm);
4bd038f9
DH		 1402 }
1403 mutex_unlock(&pin_eld->lock);
92c69e79
DH		 1404
1405 if (eld_changed)
1406 snd_ctl_notify(codec->bus->card,
1407 SNDRV_CTL_EVENT_MASK_VALUE | SNDRV_CTL_EVENT_MASK_INFO,
1408 &per_pin->eld_ctl->id);
079d88cc
WF		 1409}
1410
744626da
WF		 1411static void hdmi_repoll_eld(struct work_struct *work)
1412{
1413 struct hdmi_spec_per_pin *per_pin =
1414 container_of(to_delayed_work(work), struct hdmi_spec_per_pin, work);
1415
c6e8453e
WF		 1416 if (per_pin->repoll_count++ > 6)
1417 per_pin->repoll_count = 0;
1418
1419 hdmi_present_sense(per_pin, per_pin->repoll_count);
744626da
WF		 1420}
1421
c88d4e84
TI		 1422static void intel_haswell_fixup_connect_list(struct hda_codec *codec,
1423 hda_nid_t nid);
1424
079d88cc
WF		 1425static int hdmi_add_pin(struct hda_codec *codec, hda_nid_t pin_nid)
1426{
1427 struct hdmi_spec *spec = codec->spec;
384a48d7
SW		 1428 unsigned int caps, config;
1429 int pin_idx;
1430 struct hdmi_spec_per_pin *per_pin;
07acecc1 1431 int err;
079d88cc 1432
efc2f8de 1433 caps = snd_hda_query_pin_caps(codec, pin_nid);
384a48d7
SW		 1434 if (!(caps & (AC_PINCAP_HDMI | AC_PINCAP_DP)))
1435 return 0;
1436
efc2f8de 1437 config = snd_hda_codec_get_pincfg(codec, pin_nid);
384a48d7
SW		 1438 if (get_defcfg_connect(config) == AC_JACK_PORT_NONE)
1439 return 0;
1440
fb87fa3a 1441 if (is_haswell(codec))
c88d4e84
TI		 1442 intel_haswell_fixup_connect_list(codec, pin_nid);
1443
384a48d7 1444 pin_idx = spec->num_pins;
bce0d2a8
TI		 1445 per_pin = snd_array_new(&spec->pins);
1446 if (!per_pin)
1447 return -ENOMEM;
384a48d7
SW		 1448
1449 per_pin->pin_nid = pin_nid;
1a6003b5 1450 per_pin->non_pcm = false;
079d88cc 1451
384a48d7
SW		 1452 err = hdmi_read_pin_conn(codec, pin_idx);
1453 if (err < 0)
1454 return err;
079d88cc 1455
079d88cc
WF		 1456 spec->num_pins++;
1457
384a48d7 1458 return 0;
079d88cc
WF		 1459}
1460
384a48d7 1461static int hdmi_add_cvt(struct hda_codec *codec, hda_nid_t cvt_nid)
079d88cc
WF		 1462{
1463 struct hdmi_spec *spec = codec->spec;
384a48d7
SW		 1464 struct hdmi_spec_per_cvt *per_cvt;
1465 unsigned int chans;
1466 int err;
079d88cc 1467
384a48d7
SW		 1468 chans = get_wcaps(codec, cvt_nid);
1469 chans = get_wcaps_channels(chans);
1470
bce0d2a8
TI		 1471 per_cvt = snd_array_new(&spec->cvts);
1472 if (!per_cvt)
1473 return -ENOMEM;
384a48d7
SW		 1474
1475 per_cvt->cvt_nid = cvt_nid;
1476 per_cvt->channels_min = 2;
d45e6889 1477 if (chans <= 16) {
384a48d7 1478 per_cvt->channels_max = chans;
d45e6889
TI		 1479 if (chans > spec->channels_max)
1480 spec->channels_max = chans;
1481 }
384a48d7
SW		 1482
1483 err = snd_hda_query_supported_pcm(codec, cvt_nid,
1484 &per_cvt->rates,
1485 &per_cvt->formats,
1486 &per_cvt->maxbps);
1487 if (err < 0)
1488 return err;
1489
bce0d2a8
TI		 1490 if (spec->num_cvts < ARRAY_SIZE(spec->cvt_nids))
1491 spec->cvt_nids[spec->num_cvts] = cvt_nid;
1492 spec->num_cvts++;
079d88cc
WF		 1493
1494 return 0;
1495}
1496
1497static int hdmi_parse_codec(struct hda_codec *codec)
1498{
1499 hda_nid_t nid;
1500 int i, nodes;
1501
1502 nodes = snd_hda_get_sub_nodes(codec, codec->afg, &nid);
1503 if (!nid || nodes < 0) {
1504 snd_printk(KERN_WARNING "HDMI: failed to get afg sub nodes\n");
1505 return -EINVAL;
1506 }
1507
1508 for (i = 0; i < nodes; i++, nid++) {
1509 unsigned int caps;
1510 unsigned int type;
1511
efc2f8de 1512 caps = get_wcaps(codec, nid);
079d88cc
WF		 1513 type = get_wcaps_type(caps);
1514
1515 if (!(caps & AC_WCAP_DIGITAL))
1516 continue;
1517
1518 switch (type) {
1519 case AC_WID_AUD_OUT:
384a48d7 1520 hdmi_add_cvt(codec, nid);
079d88cc
WF		 1521 break;
1522 case AC_WID_PIN:
3eaead57 1523 hdmi_add_pin(codec, nid);
079d88cc
WF		 1524 break;
1525 }
1526 }
1527
c9adeefd
DH		 1528#ifdef CONFIG_PM
1529 /* We're seeing some problems with unsolicited hot plug events on
1530 * PantherPoint after S3, if this is not enabled */
1531 if (codec->vendor_id == 0x80862806)
1532 codec->bus->power_keep_link_on = 1;
079d88cc
WF		 1533 /*
1534 * G45/IbexPeak don't support EPSS: the unsolicited pin hot plug event
1535 * can be lost and presence sense verb will become inaccurate if the
1536 * HDA link is powered off at hot plug or hw initialization time.
1537 */
c9adeefd 1538 else if (!(snd_hda_param_read(codec, codec->afg, AC_PAR_POWER_STATE) &
079d88cc
WF		 1539 AC_PWRST_EPSS))
1540 codec->bus->power_keep_link_on = 1;
1541#endif
1542
1543 return 0;
1544}
1545
84eb01be
TI		 1546/*
1547 */
1a6003b5
TI		 1548static bool check_non_pcm_per_cvt(struct hda_codec *codec, hda_nid_t cvt_nid)
1549{
1550 struct hda_spdif_out *spdif;
1551 bool non_pcm;
1552
1553 mutex_lock(&codec->spdif_mutex);
1554 spdif = snd_hda_spdif_out_of_nid(codec, cvt_nid);
1555 non_pcm = !!(spdif->status & IEC958_AES0_NONAUDIO);
1556 mutex_unlock(&codec->spdif_mutex);
1557 return non_pcm;
1558}
1559
1560
84eb01be
TI		 1561/*
1562 * HDMI callbacks
1563 */
1564
1565static int generic_hdmi_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
1566 struct hda_codec *codec,
1567 unsigned int stream_tag,
1568 unsigned int format,
1569 struct snd_pcm_substream *substream)
1570{
384a48d7
SW		 1571 hda_nid_t cvt_nid = hinfo->nid;
1572 struct hdmi_spec *spec = codec->spec;
1573 int pin_idx = hinfo_to_pin_index(spec, hinfo);
b054087d
TI		 1574 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
1575 hda_nid_t pin_nid = per_pin->pin_nid;
1a6003b5
TI		 1576 bool non_pcm;
1577
1578 non_pcm = check_non_pcm_per_cvt(codec, cvt_nid);
b054087d
TI		 1579 per_pin->channels = substream->runtime->channels;
1580 per_pin->setup = true;
384a48d7 1581
b054087d 1582 hdmi_setup_audio_infoframe(codec, per_pin, non_pcm);
84eb01be 1583
384a48d7 1584 return hdmi_setup_stream(codec, cvt_nid, pin_nid, stream_tag, format);
84eb01be
TI		 1585}
1586
8dfaa573
TI		 1587static int generic_hdmi_playback_pcm_cleanup(struct hda_pcm_stream *hinfo,
1588 struct hda_codec *codec,
1589 struct snd_pcm_substream *substream)
1590{
1591 snd_hda_codec_cleanup_stream(codec, hinfo->nid);
1592 return 0;
1593}
1594
f2ad24fa
TI		 1595static int hdmi_pcm_close(struct hda_pcm_stream *hinfo,
1596 struct hda_codec *codec,
1597 struct snd_pcm_substream *substream)
384a48d7
SW		 1598{
1599 struct hdmi_spec *spec = codec->spec;
1600 int cvt_idx, pin_idx;
1601 struct hdmi_spec_per_cvt *per_cvt;
1602 struct hdmi_spec_per_pin *per_pin;
384a48d7 1603
384a48d7
SW		 1604 if (hinfo->nid) {
1605 cvt_idx = cvt_nid_to_cvt_index(spec, hinfo->nid);
1606 if (snd_BUG_ON(cvt_idx < 0))
1607 return -EINVAL;
bce0d2a8 1608 per_cvt = get_cvt(spec, cvt_idx);
384a48d7
SW		 1609
1610 snd_BUG_ON(!per_cvt->assigned);
1611 per_cvt->assigned = 0;
1612 hinfo->nid = 0;
1613
1614 pin_idx = hinfo_to_pin_index(spec, hinfo);
1615 if (snd_BUG_ON(pin_idx < 0))
1616 return -EINVAL;
bce0d2a8 1617 per_pin = get_pin(spec, pin_idx);
384a48d7 1618
384a48d7 1619 snd_hda_spdif_ctls_unassign(codec, pin_idx);
d45e6889
TI		 1620 per_pin->chmap_set = false;
1621 memset(per_pin->chmap, 0, sizeof(per_pin->chmap));
b054087d
TI		 1622
1623 per_pin->setup = false;
1624 per_pin->channels = 0;
384a48d7 1625 }
d45e6889 1626
384a48d7
SW		 1627 return 0;
1628}
1629
1630static const struct hda_pcm_ops generic_ops = {
1631 .open = hdmi_pcm_open,
f2ad24fa 1632 .close = hdmi_pcm_close,
384a48d7 1633 .prepare = generic_hdmi_playback_pcm_prepare,
8dfaa573 1634 .cleanup = generic_hdmi_playback_pcm_cleanup,
84eb01be
TI		 1635};
1636
d45e6889
TI		 1637/*
1638 * ALSA API channel-map control callbacks
1639 */
1640static int hdmi_chmap_ctl_info(struct snd_kcontrol *kcontrol,
1641 struct snd_ctl_elem_info *uinfo)
1642{
1643 struct snd_pcm_chmap *info = snd_kcontrol_chip(kcontrol);
1644 struct hda_codec *codec = info->private_data;
1645 struct hdmi_spec *spec = codec->spec;
1646 uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER;
1647 uinfo->count = spec->channels_max;
1648 uinfo->value.integer.min = 0;
1649 uinfo->value.integer.max = SNDRV_CHMAP_LAST;
1650 return 0;
1651}
1652
1653static int hdmi_chmap_ctl_tlv(struct snd_kcontrol *kcontrol, int op_flag,
1654 unsigned int size, unsigned int __user *tlv)
1655{
1656 struct snd_pcm_chmap *info = snd_kcontrol_chip(kcontrol);
1657 struct hda_codec *codec = info->private_data;
1658 struct hdmi_spec *spec = codec->spec;
d45e6889
TI		 1659 unsigned int __user *dst;
1660 int chs, count = 0;
1661
1662 if (size < 8)
1663 return -ENOMEM;
1664 if (put_user(SNDRV_CTL_TLVT_CONTAINER, tlv))
1665 return -EFAULT;
1666 size -= 8;
1667 dst = tlv + 2;
498dab3a 1668 for (chs = 2; chs <= spec->channels_max; chs++) {
d45e6889
TI		 1669 int i, c;
1670 struct cea_channel_speaker_allocation *cap;
1671 cap = channel_allocations;
1672 for (i = 0; i < ARRAY_SIZE(channel_allocations); i++, cap++) {
1673 int chs_bytes = chs * 4;
1674 if (cap->channels != chs)
1675 continue;
d45e6889
TI		 1676 if (size < 8)
1677 return -ENOMEM;
1678 if (put_user(SNDRV_CTL_TLVT_CHMAP_VAR, dst) ||
1679 put_user(chs_bytes, dst + 1))
1680 return -EFAULT;
1681 dst += 2;
1682 size -= 8;
1683 count += 8;
1684 if (size < chs_bytes)
1685 return -ENOMEM;
1686 size -= chs_bytes;
1687 count += chs_bytes;
1688 for (c = 7; c >= 0; c--) {
1689 int spk = cap->speakers[c];
1690 if (!spk)
1691 continue;
1692 if (put_user(spk_to_chmap(spk), dst))
1693 return -EFAULT;
1694 dst++;
1695 }
1696 }
1697 }
1698 if (put_user(count, tlv + 1))
1699 return -EFAULT;
1700 return 0;
1701}
1702
1703static int hdmi_chmap_ctl_get(struct snd_kcontrol *kcontrol,
1704 struct snd_ctl_elem_value *ucontrol)
1705{
1706 struct snd_pcm_chmap *info = snd_kcontrol_chip(kcontrol);
1707 struct hda_codec *codec = info->private_data;
1708 struct hdmi_spec *spec = codec->spec;
1709 int pin_idx = kcontrol->private_value;
bce0d2a8 1710 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
d45e6889
TI		 1711 int i;
1712
1713 for (i = 0; i < ARRAY_SIZE(per_pin->chmap); i++)
1714 ucontrol->value.integer.value[i] = per_pin->chmap[i];
1715 return 0;
1716}
1717
1718static int hdmi_chmap_ctl_put(struct snd_kcontrol *kcontrol,
1719 struct snd_ctl_elem_value *ucontrol)
1720{
1721 struct snd_pcm_chmap *info = snd_kcontrol_chip(kcontrol);
1722 struct hda_codec *codec = info->private_data;
1723 struct hdmi_spec *spec = codec->spec;
1724 int pin_idx = kcontrol->private_value;
bce0d2a8 1725 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
d45e6889
TI		 1726 unsigned int ctl_idx;
1727 struct snd_pcm_substream *substream;
1728 unsigned char chmap[8];
1729 int i, ca, prepared = 0;
1730
1731 ctl_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
1732 substream = snd_pcm_chmap_substream(info, ctl_idx);
1733 if (!substream || !substream->runtime)
6f54c361 1734 return 0; /* just for avoiding error from alsactl restore */
d45e6889
TI		 1735 switch (substream->runtime->status->state) {
1736 case SNDRV_PCM_STATE_OPEN:
1737 case SNDRV_PCM_STATE_SETUP:
1738 break;
1739 case SNDRV_PCM_STATE_PREPARED:
1740 prepared = 1;
1741 break;
1742 default:
1743 return -EBUSY;
1744 }
1745 memset(chmap, 0, sizeof(chmap));
1746 for (i = 0; i < ARRAY_SIZE(chmap); i++)
1747 chmap[i] = ucontrol->value.integer.value[i];
1748 if (!memcmp(chmap, per_pin->chmap, sizeof(chmap)))
1749 return 0;
1750 ca = hdmi_manual_channel_allocation(ARRAY_SIZE(chmap), chmap);
1751 if (ca < 0)
1752 return -EINVAL;
1753 per_pin->chmap_set = true;
1754 memcpy(per_pin->chmap, chmap, sizeof(chmap));
1755 if (prepared)
b054087d 1756 hdmi_setup_audio_infoframe(codec, per_pin, per_pin->non_pcm);
d45e6889
TI		 1757
1758 return 0;
1759}
1760
84eb01be
TI		 1761static int generic_hdmi_build_pcms(struct hda_codec *codec)
1762{
1763 struct hdmi_spec *spec = codec->spec;
384a48d7 1764 int pin_idx;
84eb01be 1765
384a48d7
SW		 1766 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
1767 struct hda_pcm *info;
84eb01be 1768 struct hda_pcm_stream *pstr;
bce0d2a8
TI		 1769 struct hdmi_spec_per_pin *per_pin;
1770
1771 per_pin = get_pin(spec, pin_idx);
1772 sprintf(per_pin->pcm_name, "HDMI %d", pin_idx);
1773 info = snd_array_new(&spec->pcm_rec);
1774 if (!info)
1775 return -ENOMEM;
1776 info->name = per_pin->pcm_name;
84eb01be 1777 info->pcm_type = HDA_PCM_TYPE_HDMI;
d45e6889 1778 info->own_chmap = true;
384a48d7 1779
84eb01be 1780 pstr = &info->stream[SNDRV_PCM_STREAM_PLAYBACK];
384a48d7
SW		 1781 pstr->substreams = 1;
1782 pstr->ops = generic_ops;
1783 /* other pstr fields are set in open */
84eb01be
TI		 1784 }
1785
384a48d7 1786 codec->num_pcms = spec->num_pins;
bce0d2a8 1787 codec->pcm_info = spec->pcm_rec.list;
384a48d7 1788
84eb01be
TI		 1789 return 0;
1790}
1791
0b6c49b5
DH		 1792static int generic_hdmi_build_jack(struct hda_codec *codec, int pin_idx)
1793{
31ef2257 1794 char hdmi_str[32] = "HDMI/DP";
0b6c49b5 1795 struct hdmi_spec *spec = codec->spec;
bce0d2a8
TI		 1796 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
1797 int pcmdev = get_pcm_rec(spec, pin_idx)->device;
0b6c49b5 1798
31ef2257
TI		 1799 if (pcmdev > 0)
1800 sprintf(hdmi_str + strlen(hdmi_str), ",pcm=%d", pcmdev);
30efd8de
DH		 1801 if (!is_jack_detectable(codec, per_pin->pin_nid))
1802 strncat(hdmi_str, " Phantom",
1803 sizeof(hdmi_str) - strlen(hdmi_str) - 1);
0b6c49b5 1804
31ef2257 1805 return snd_hda_jack_add_kctl(codec, per_pin->pin_nid, hdmi_str, 0);
0b6c49b5
DH		 1806}
1807
84eb01be
TI		 1808static int generic_hdmi_build_controls(struct hda_codec *codec)
1809{
1810 struct hdmi_spec *spec = codec->spec;
1811 int err;
384a48d7 1812 int pin_idx;
84eb01be 1813
384a48d7 1814 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
bce0d2a8 1815 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
0b6c49b5
DH		 1816
1817 err = generic_hdmi_build_jack(codec, pin_idx);
1818 if (err < 0)
1819 return err;
1820
dcda5806
TI		 1821 err = snd_hda_create_dig_out_ctls(codec,
1822 per_pin->pin_nid,
1823 per_pin->mux_nids[0],
1824 HDA_PCM_TYPE_HDMI);
84eb01be
TI		 1825 if (err < 0)
1826 return err;
384a48d7 1827 snd_hda_spdif_ctls_unassign(codec, pin_idx);
14bc52b8
PLB		 1828
1829 /* add control for ELD Bytes */
bce0d2a8
TI		 1830 err = hdmi_create_eld_ctl(codec, pin_idx,
1831 get_pcm_rec(spec, pin_idx)->device);
14bc52b8
PLB		 1832
1833 if (err < 0)
1834 return err;
31ef2257 1835
82b1d73f 1836 hdmi_present_sense(per_pin, 0);
84eb01be
TI		 1837 }
1838
d45e6889
TI		 1839 /* add channel maps */
1840 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
1841 struct snd_pcm_chmap *chmap;
1842 struct snd_kcontrol *kctl;
1843 int i;
2ca320e2
TI		 1844
1845 if (!codec->pcm_info[pin_idx].pcm)
1846 break;
d45e6889
TI		 1847 err = snd_pcm_add_chmap_ctls(codec->pcm_info[pin_idx].pcm,
1848 SNDRV_PCM_STREAM_PLAYBACK,
1849 NULL, 0, pin_idx, &chmap);
1850 if (err < 0)
1851 return err;
1852 /* override handlers */
1853 chmap->private_data = codec;
1854 kctl = chmap->kctl;
1855 for (i = 0; i < kctl->count; i++)
1856 kctl->vd[i].access |= SNDRV_CTL_ELEM_ACCESS_WRITE;
1857 kctl->info = hdmi_chmap_ctl_info;
1858 kctl->get = hdmi_chmap_ctl_get;
1859 kctl->put = hdmi_chmap_ctl_put;
1860 kctl->tlv.c = hdmi_chmap_ctl_tlv;
1861 }
1862
84eb01be
TI		 1863 return 0;
1864}
1865
8b8d654b 1866static int generic_hdmi_init_per_pins(struct hda_codec *codec)
84eb01be
TI		 1867{
1868 struct hdmi_spec *spec = codec->spec;
384a48d7
SW		 1869 int pin_idx;
1870
1871 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
bce0d2a8 1872 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
384a48d7 1873 struct hdmi_eld *eld = &per_pin->sink_eld;
84eb01be 1874
744626da 1875 per_pin->codec = codec;
4bd038f9 1876 mutex_init(&eld->lock);
744626da 1877 INIT_DELAYED_WORK(&per_pin->work, hdmi_repoll_eld);
384a48d7 1878 snd_hda_eld_proc_new(codec, eld, pin_idx);
84eb01be 1879 }
8b8d654b
TI		 1880 return 0;
1881}
1882
1883static int generic_hdmi_init(struct hda_codec *codec)
1884{
1885 struct hdmi_spec *spec = codec->spec;
1886 int pin_idx;
1887
1888 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
bce0d2a8 1889 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
8b8d654b
TI		 1890 hda_nid_t pin_nid = per_pin->pin_nid;
1891
1892 hdmi_init_pin(codec, pin_nid);
1893 snd_hda_jack_detect_enable(codec, pin_nid, pin_nid);
1894 }
84eb01be
TI		 1895 return 0;
1896}
1897
bce0d2a8
TI		 1898static void hdmi_array_init(struct hdmi_spec *spec, int nums)
1899{
1900 snd_array_init(&spec->pins, sizeof(struct hdmi_spec_per_pin), nums);
1901 snd_array_init(&spec->cvts, sizeof(struct hdmi_spec_per_cvt), nums);
1902 snd_array_init(&spec->pcm_rec, sizeof(struct hda_pcm), nums);
1903}
1904
1905static void hdmi_array_free(struct hdmi_spec *spec)
1906{
1907 snd_array_free(&spec->pins);
1908 snd_array_free(&spec->cvts);
1909 snd_array_free(&spec->pcm_rec);
1910}
1911
84eb01be
TI		 1912static void generic_hdmi_free(struct hda_codec *codec)
1913{
1914 struct hdmi_spec *spec = codec->spec;
384a48d7
SW		 1915 int pin_idx;
1916
1917 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
bce0d2a8 1918 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
384a48d7 1919 struct hdmi_eld *eld = &per_pin->sink_eld;
84eb01be 1920
744626da 1921 cancel_delayed_work(&per_pin->work);
384a48d7
SW		 1922 snd_hda_eld_proc_free(codec, eld);
1923 }
84eb01be 1924
744626da 1925 flush_workqueue(codec->bus->workq);
bce0d2a8 1926 hdmi_array_free(spec);
84eb01be
TI		 1927 kfree(spec);
1928}
1929
28cb72e5
WX		 1930#ifdef CONFIG_PM
1931static int generic_hdmi_resume(struct hda_codec *codec)
1932{
1933 struct hdmi_spec *spec = codec->spec;
1934 int pin_idx;
1935
1936 generic_hdmi_init(codec);
1937 snd_hda_codec_resume_amp(codec);
1938 snd_hda_codec_resume_cache(codec);
1939
1940 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
1941 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
1942 hdmi_present_sense(per_pin, 1);
1943 }
1944 return 0;
1945}
1946#endif
1947
fb79e1e0 1948static const struct hda_codec_ops generic_hdmi_patch_ops = {
84eb01be
TI		 1949 .init = generic_hdmi_init,
1950 .free = generic_hdmi_free,
1951 .build_pcms = generic_hdmi_build_pcms,
1952 .build_controls = generic_hdmi_build_controls,
1953 .unsol_event = hdmi_unsol_event,
28cb72e5
WX		 1954#ifdef CONFIG_PM
1955 .resume = generic_hdmi_resume,
1956#endif
84eb01be
TI		 1957};
1958
6ffe168f 1959
c88d4e84
TI		 1960static void intel_haswell_fixup_connect_list(struct hda_codec *codec,
1961 hda_nid_t nid)
1962{
1963 struct hdmi_spec *spec = codec->spec;
1964 hda_nid_t conns[4];
1965 int nconns;
6ffe168f 1966
c88d4e84
TI		 1967 nconns = snd_hda_get_connections(codec, nid, conns, ARRAY_SIZE(conns));
1968 if (nconns == spec->num_cvts &&
1969 !memcmp(conns, spec->cvt_nids, spec->num_cvts * sizeof(hda_nid_t)))
6ffe168f
ML		 1970 return;
1971
c88d4e84
TI		 1972 /* override pins connection list */
1973 snd_printdd("hdmi: haswell: override pin connection 0x%x\n", nid);
1974 snd_hda_override_conn_list(codec, nid, spec->num_cvts, spec->cvt_nids);
6ffe168f
ML		 1975}
1976
1611a9c9
ML		 1977#define INTEL_VENDOR_NID 0x08
1978#define INTEL_GET_VENDOR_VERB 0xf81
1979#define INTEL_SET_VENDOR_VERB 0x781
1980#define INTEL_EN_DP12 0x02 /* enable DP 1.2 features */
1981#define INTEL_EN_ALL_PIN_CVTS 0x01 /* enable 2nd & 3rd pins and convertors */
1982
1983static void intel_haswell_enable_all_pins(struct hda_codec *codec,
17df3f55 1984 bool update_tree)
1611a9c9
ML		 1985{
1986 unsigned int vendor_param;
1987
1611a9c9
ML		 1988 vendor_param = snd_hda_codec_read(codec, INTEL_VENDOR_NID, 0,
1989 INTEL_GET_VENDOR_VERB, 0);
1990 if (vendor_param == -1 || vendor_param & INTEL_EN_ALL_PIN_CVTS)
1991 return;
1992
1993 vendor_param |= INTEL_EN_ALL_PIN_CVTS;
1994 vendor_param = snd_hda_codec_read(codec, INTEL_VENDOR_NID, 0,
1995 INTEL_SET_VENDOR_VERB, vendor_param);
1996 if (vendor_param == -1)
1997 return;
1998
17df3f55
TI		 1999 if (update_tree)
2000 snd_hda_codec_update_widgets(codec);
1611a9c9
ML		 2001}
2002
c88d4e84
TI		 2003static void intel_haswell_fixup_enable_dp12(struct hda_codec *codec)
2004{
2005 unsigned int vendor_param;
2006
2007 vendor_param = snd_hda_codec_read(codec, INTEL_VENDOR_NID, 0,
2008 INTEL_GET_VENDOR_VERB, 0);
2009 if (vendor_param == -1 || vendor_param & INTEL_EN_DP12)
2010 return;
2011
2012 /* enable DP1.2 mode */
2013 vendor_param |= INTEL_EN_DP12;
2014 snd_hda_codec_write_cache(codec, INTEL_VENDOR_NID, 0,
2015 INTEL_SET_VENDOR_VERB, vendor_param);
2016}
2017
17df3f55
TI		 2018/* Haswell needs to re-issue the vendor-specific verbs before turning to D0.
2019 * Otherwise you may get severe h/w communication errors.
2020 */
2021static void haswell_set_power_state(struct hda_codec *codec, hda_nid_t fg,
2022 unsigned int power_state)
2023{
2024 if (power_state == AC_PWRST_D0) {
2025 intel_haswell_enable_all_pins(codec, false);
2026 intel_haswell_fixup_enable_dp12(codec);
2027 }
c88d4e84 2028
17df3f55
TI		 2029 snd_hda_codec_read(codec, fg, 0, AC_VERB_SET_POWER_STATE, power_state);
2030 snd_hda_codec_set_power_to_all(codec, fg, power_state);
2031}
6ffe168f 2032
84eb01be
TI		 2033static int patch_generic_hdmi(struct hda_codec *codec)
2034{
2035 struct hdmi_spec *spec;
84eb01be
TI		 2036
2037 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
2038 if (spec == NULL)
2039 return -ENOMEM;
2040
2041 codec->spec = spec;
bce0d2a8 2042 hdmi_array_init(spec, 4);
6ffe168f 2043
fb87fa3a 2044 if (is_haswell(codec)) {
17df3f55 2045 intel_haswell_enable_all_pins(codec, true);
c88d4e84 2046 intel_haswell_fixup_enable_dp12(codec);
17df3f55 2047 }
6ffe168f 2048
84eb01be
TI		 2049 if (hdmi_parse_codec(codec) < 0) {
2050 codec->spec = NULL;
2051 kfree(spec);
2052 return -EINVAL;
2053 }
2054 codec->patch_ops = generic_hdmi_patch_ops;
fb87fa3a 2055 if (is_haswell(codec)) {
17df3f55 2056 codec->patch_ops.set_power_state = haswell_set_power_state;
5dc989bd
ML		 2057 codec->dp_mst = true;
2058 }
17df3f55 2059
8b8d654b 2060 generic_hdmi_init_per_pins(codec);
84eb01be 2061
84eb01be
TI		 2062 init_channel_allocations();
2063
2064 return 0;
2065}
2066
3aaf8980
SW		 2067/*
2068 * Shared non-generic implementations
2069 */
2070
2071static int simple_playback_build_pcms(struct hda_codec *codec)
2072{
2073 struct hdmi_spec *spec = codec->spec;
bce0d2a8 2074 struct hda_pcm *info;
8ceb332d
TI		 2075 unsigned int chans;
2076 struct hda_pcm_stream *pstr;
bce0d2a8 2077 struct hdmi_spec_per_cvt *per_cvt;
3aaf8980 2078
bce0d2a8
TI		 2079 per_cvt = get_cvt(spec, 0);
2080 chans = get_wcaps(codec, per_cvt->cvt_nid);
8ceb332d 2081 chans = get_wcaps_channels(chans);
3aaf8980 2082
bce0d2a8
TI		 2083 info = snd_array_new(&spec->pcm_rec);
2084 if (!info)
2085 return -ENOMEM;
2086 info->name = get_pin(spec, 0)->pcm_name;
2087 sprintf(info->name, "HDMI 0");
8ceb332d
TI		 2088 info->pcm_type = HDA_PCM_TYPE_HDMI;
2089 pstr = &info->stream[SNDRV_PCM_STREAM_PLAYBACK];
2090 *pstr = spec->pcm_playback;
bce0d2a8 2091 pstr->nid = per_cvt->cvt_nid;
8ceb332d
TI		 2092 if (pstr->channels_max <= 2 && chans && chans <= 16)
2093 pstr->channels_max = chans;
3aaf8980 2094
bce0d2a8
TI		 2095 codec->num_pcms = 1;
2096 codec->pcm_info = info;
2097
3aaf8980
SW		 2098 return 0;
2099}
2100
4b6ace9e
TI		 2101/* unsolicited event for jack sensing */
2102static void simple_hdmi_unsol_event(struct hda_codec *codec,
2103 unsigned int res)
2104{
9dd8cf12 2105 snd_hda_jack_set_dirty_all(codec);
4b6ace9e
TI		 2106 snd_hda_jack_report_sync(codec);
2107}
2108
2109/* generic_hdmi_build_jack can be used for simple_hdmi, too,
2110 * as long as spec->pins[] is set correctly
2111 */
2112#define simple_hdmi_build_jack generic_hdmi_build_jack
2113
3aaf8980
SW		 2114static int simple_playback_build_controls(struct hda_codec *codec)
2115{
2116 struct hdmi_spec *spec = codec->spec;
bce0d2a8 2117 struct hdmi_spec_per_cvt *per_cvt;
3aaf8980 2118 int err;
3aaf8980 2119
bce0d2a8
TI		 2120 per_cvt = get_cvt(spec, 0);
2121 err = snd_hda_create_spdif_out_ctls(codec, per_cvt->cvt_nid,
2122 per_cvt->cvt_nid);
8ceb332d
TI		 2123 if (err < 0)
2124 return err;
2125 return simple_hdmi_build_jack(codec, 0);
3aaf8980
SW		 2126}
2127
4f0110ce
TI		 2128static int simple_playback_init(struct hda_codec *codec)
2129{
2130 struct hdmi_spec *spec = codec->spec;
bce0d2a8
TI		 2131 struct hdmi_spec_per_pin *per_pin = get_pin(spec, 0);
2132 hda_nid_t pin = per_pin->pin_nid;
8ceb332d
TI		 2133
2134 snd_hda_codec_write(codec, pin, 0,
2135 AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT);
2136 /* some codecs require to unmute the pin */
2137 if (get_wcaps(codec, pin) & AC_WCAP_OUT_AMP)
2138 snd_hda_codec_write(codec, pin, 0, AC_VERB_SET_AMP_GAIN_MUTE,
2139 AMP_OUT_UNMUTE);
2140 snd_hda_jack_detect_enable(codec, pin, pin);
4f0110ce
TI		 2141 return 0;
2142}
2143
3aaf8980
SW		 2144static void simple_playback_free(struct hda_codec *codec)
2145{
2146 struct hdmi_spec *spec = codec->spec;
2147
bce0d2a8 2148 hdmi_array_free(spec);
3aaf8980
SW		 2149 kfree(spec);
2150}
2151
84eb01be
TI		 2152/*
2153 * Nvidia specific implementations
2154 */
2155
2156#define Nv_VERB_SET_Channel_Allocation 0xF79
2157#define Nv_VERB_SET_Info_Frame_Checksum 0xF7A
2158#define Nv_VERB_SET_Audio_Protection_On 0xF98
2159#define Nv_VERB_SET_Audio_Protection_Off 0xF99
2160
2161#define nvhdmi_master_con_nid_7x 0x04
2162#define nvhdmi_master_pin_nid_7x 0x05
2163
fb79e1e0 2164static const hda_nid_t nvhdmi_con_nids_7x[4] = {
84eb01be
TI		 2165 /*front, rear, clfe, rear_surr */
2166 0x6, 0x8, 0xa, 0xc,
2167};
2168
ceaa86ba
TI		 2169static const struct hda_verb nvhdmi_basic_init_7x_2ch[] = {
2170 /* set audio protect on */
2171 { 0x1, Nv_VERB_SET_Audio_Protection_On, 0x1},
2172 /* enable digital output on pin widget */
2173 { 0x5, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
2174 {} /* terminator */
2175};
2176
2177static const struct hda_verb nvhdmi_basic_init_7x_8ch[] = {
84eb01be
TI		 2178 /* set audio protect on */
2179 { 0x1, Nv_VERB_SET_Audio_Protection_On, 0x1},
2180 /* enable digital output on pin widget */
2181 { 0x5, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
2182 { 0x7, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
2183 { 0x9, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
2184 { 0xb, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
2185 { 0xd, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
2186 {} /* terminator */
2187};
2188
2189#ifdef LIMITED_RATE_FMT_SUPPORT
2190/* support only the safe format and rate */
2191#define SUPPORTED_RATES SNDRV_PCM_RATE_48000
2192#define SUPPORTED_MAXBPS 16
2193#define SUPPORTED_FORMATS SNDRV_PCM_FMTBIT_S16_LE
2194#else
2195/* support all rates and formats */
2196#define SUPPORTED_RATES \
2197 (SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_44100 | SNDRV_PCM_RATE_48000 |\
2198 SNDRV_PCM_RATE_88200 | SNDRV_PCM_RATE_96000 | SNDRV_PCM_RATE_176400 |\
2199 SNDRV_PCM_RATE_192000)
2200#define SUPPORTED_MAXBPS 24
2201#define SUPPORTED_FORMATS \
2202 (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S32_LE)
2203#endif
2204
ceaa86ba
TI		 2205static int nvhdmi_7x_init_2ch(struct hda_codec *codec)
2206{
2207 snd_hda_sequence_write(codec, nvhdmi_basic_init_7x_2ch);
2208 return 0;
2209}
2210
2211static int nvhdmi_7x_init_8ch(struct hda_codec *codec)
84eb01be 2212{
ceaa86ba 2213 snd_hda_sequence_write(codec, nvhdmi_basic_init_7x_8ch);
84eb01be
TI		 2214 return 0;
2215}
2216
393004b2
ND		 2217static unsigned int channels_2_6_8[] = {
2218 2, 6, 8
2219};
2220
2221static unsigned int channels_2_8[] = {
2222 2, 8
2223};
2224
2225static struct snd_pcm_hw_constraint_list hw_constraints_2_6_8_channels = {
2226 .count = ARRAY_SIZE(channels_2_6_8),
2227 .list = channels_2_6_8,
2228 .mask = 0,
2229};
2230
2231static struct snd_pcm_hw_constraint_list hw_constraints_2_8_channels = {
2232 .count = ARRAY_SIZE(channels_2_8),
2233 .list = channels_2_8,
2234 .mask = 0,
2235};
2236
84eb01be
TI		 2237static int simple_playback_pcm_open(struct hda_pcm_stream *hinfo,
2238 struct hda_codec *codec,
2239 struct snd_pcm_substream *substream)
2240{
2241 struct hdmi_spec *spec = codec->spec;
393004b2
ND		 2242 struct snd_pcm_hw_constraint_list *hw_constraints_channels = NULL;
2243
2244 switch (codec->preset->id) {
2245 case 0x10de0002:
2246 case 0x10de0003:
2247 case 0x10de0005:
2248 case 0x10de0006:
2249 hw_constraints_channels = &hw_constraints_2_8_channels;
2250 break;
2251 case 0x10de0007:
2252 hw_constraints_channels = &hw_constraints_2_6_8_channels;
2253 break;
2254 default:
2255 break;
2256 }
2257
2258 if (hw_constraints_channels != NULL) {
2259 snd_pcm_hw_constraint_list(substream->runtime, 0,
2260 SNDRV_PCM_HW_PARAM_CHANNELS,
2261 hw_constraints_channels);
ad09fc9d
TI		 2262 } else {
2263 snd_pcm_hw_constraint_step(substream->runtime, 0,
2264 SNDRV_PCM_HW_PARAM_CHANNELS, 2);
393004b2
ND		 2265 }
2266
84eb01be
TI		 2267 return snd_hda_multi_out_dig_open(codec, &spec->multiout);
2268}
2269
2270static int simple_playback_pcm_close(struct hda_pcm_stream *hinfo,
2271 struct hda_codec *codec,
2272 struct snd_pcm_substream *substream)
2273{
2274 struct hdmi_spec *spec = codec->spec;
2275 return snd_hda_multi_out_dig_close(codec, &spec->multiout);
2276}
2277
2278static int simple_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
2279 struct hda_codec *codec,
2280 unsigned int stream_tag,
2281 unsigned int format,
2282 struct snd_pcm_substream *substream)
2283{
2284 struct hdmi_spec *spec = codec->spec;
2285 return snd_hda_multi_out_dig_prepare(codec, &spec->multiout,
2286 stream_tag, format, substream);
2287}
2288
d0b1252d
TI		 2289static const struct hda_pcm_stream simple_pcm_playback = {
2290 .substreams = 1,
2291 .channels_min = 2,
2292 .channels_max = 2,
2293 .ops = {
2294 .open = simple_playback_pcm_open,
2295 .close = simple_playback_pcm_close,
2296 .prepare = simple_playback_pcm_prepare
2297 },
2298};
2299
2300static const struct hda_codec_ops simple_hdmi_patch_ops = {
2301 .build_controls = simple_playback_build_controls,
2302 .build_pcms = simple_playback_build_pcms,
2303 .init = simple_playback_init,
2304 .free = simple_playback_free,
250e41ac 2305 .unsol_event = simple_hdmi_unsol_event,
d0b1252d
TI		 2306};
2307
2308static int patch_simple_hdmi(struct hda_codec *codec,
2309 hda_nid_t cvt_nid, hda_nid_t pin_nid)
2310{
2311 struct hdmi_spec *spec;
bce0d2a8
TI		 2312 struct hdmi_spec_per_cvt *per_cvt;
2313 struct hdmi_spec_per_pin *per_pin;
d0b1252d
TI		 2314
2315 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
2316 if (!spec)
2317 return -ENOMEM;
2318
2319 codec->spec = spec;
bce0d2a8 2320 hdmi_array_init(spec, 1);
d0b1252d
TI		 2321
2322 spec->multiout.num_dacs = 0; /* no analog */
2323 spec->multiout.max_channels = 2;
2324 spec->multiout.dig_out_nid = cvt_nid;
2325 spec->num_cvts = 1;
2326 spec->num_pins = 1;
bce0d2a8
TI		 2327 per_pin = snd_array_new(&spec->pins);
2328 per_cvt = snd_array_new(&spec->cvts);
2329 if (!per_pin || !per_cvt) {
2330 simple_playback_free(codec);
2331 return -ENOMEM;
2332 }
2333 per_cvt->cvt_nid = cvt_nid;
2334 per_pin->pin_nid = pin_nid;
d0b1252d
TI		 2335 spec->pcm_playback = simple_pcm_playback;
2336
2337 codec->patch_ops = simple_hdmi_patch_ops;
2338
2339 return 0;
2340}
2341
1f348522
AP		 2342static void nvhdmi_8ch_7x_set_info_frame_parameters(struct hda_codec *codec,
2343 int channels)
2344{
2345 unsigned int chanmask;
2346 int chan = channels ? (channels - 1) : 1;
2347
2348 switch (channels) {
2349 default:
2350 case 0:
2351 case 2:
2352 chanmask = 0x00;
2353 break;
2354 case 4:
2355 chanmask = 0x08;
2356 break;
2357 case 6:
2358 chanmask = 0x0b;
2359 break;
2360 case 8:
2361 chanmask = 0x13;
2362 break;
2363 }
2364
2365 /* Set the audio infoframe channel allocation and checksum fields. The
2366 * channel count is computed implicitly by the hardware. */
2367 snd_hda_codec_write(codec, 0x1, 0,
2368 Nv_VERB_SET_Channel_Allocation, chanmask);
2369
2370 snd_hda_codec_write(codec, 0x1, 0,
2371 Nv_VERB_SET_Info_Frame_Checksum,
2372 (0x71 - chan - chanmask));
2373}
2374
84eb01be
TI		 2375static int nvhdmi_8ch_7x_pcm_close(struct hda_pcm_stream *hinfo,
2376 struct hda_codec *codec,
2377 struct snd_pcm_substream *substream)
2378{
2379 struct hdmi_spec *spec = codec->spec;
2380 int i;
2381
2382 snd_hda_codec_write(codec, nvhdmi_master_con_nid_7x,
2383 0, AC_VERB_SET_CHANNEL_STREAMID, 0);
2384 for (i = 0; i < 4; i++) {
2385 /* set the stream id */
2386 snd_hda_codec_write(codec, nvhdmi_con_nids_7x[i], 0,
2387 AC_VERB_SET_CHANNEL_STREAMID, 0);
2388 /* set the stream format */
2389 snd_hda_codec_write(codec, nvhdmi_con_nids_7x[i], 0,
2390 AC_VERB_SET_STREAM_FORMAT, 0);
2391 }
2392
1f348522
AP		 2393 /* The audio hardware sends a channel count of 0x7 (8ch) when all the
2394 * streams are disabled. */
2395 nvhdmi_8ch_7x_set_info_frame_parameters(codec, 8);
2396
84eb01be
TI		 2397 return snd_hda_multi_out_dig_close(codec, &spec->multiout);
2398}
2399
2400static int nvhdmi_8ch_7x_pcm_prepare(struct hda_pcm_stream *hinfo,
2401 struct hda_codec *codec,
2402 unsigned int stream_tag,
2403 unsigned int format,
2404 struct snd_pcm_substream *substream)
2405{
2406 int chs;
112daa7a 2407 unsigned int dataDCC2, channel_id;
84eb01be 2408 int i;
7c935976 2409 struct hdmi_spec *spec = codec->spec;
e3245cdd 2410 struct hda_spdif_out *spdif;
bce0d2a8 2411 struct hdmi_spec_per_cvt *per_cvt;
84eb01be
TI		 2412
2413 mutex_lock(&codec->spdif_mutex);
bce0d2a8
TI		 2414 per_cvt = get_cvt(spec, 0);
2415 spdif = snd_hda_spdif_out_of_nid(codec, per_cvt->cvt_nid);
84eb01be
TI		 2416
2417 chs = substream->runtime->channels;
84eb01be 2418
84eb01be
TI		 2419 dataDCC2 = 0x2;
2420
84eb01be 2421 /* turn off SPDIF once; otherwise the IEC958 bits won't be updated */
7c935976 2422 if (codec->spdif_status_reset && (spdif->ctls & AC_DIG1_ENABLE))
84eb01be
TI		 2423 snd_hda_codec_write(codec,
2424 nvhdmi_master_con_nid_7x,
2425 0,
2426 AC_VERB_SET_DIGI_CONVERT_1,
7c935976 2427 spdif->ctls & ~AC_DIG1_ENABLE & 0xff);
84eb01be
TI		 2428
2429 /* set the stream id */
2430 snd_hda_codec_write(codec, nvhdmi_master_con_nid_7x, 0,
2431 AC_VERB_SET_CHANNEL_STREAMID, (stream_tag << 4) | 0x0);
2432
2433 /* set the stream format */
2434 snd_hda_codec_write(codec, nvhdmi_master_con_nid_7x, 0,
2435 AC_VERB_SET_STREAM_FORMAT, format);
2436
2437 /* turn on again (if needed) */
2438 /* enable and set the channel status audio/data flag */
7c935976 2439 if (codec->spdif_status_reset && (spdif->ctls & AC_DIG1_ENABLE)) {
84eb01be
TI		 2440 snd_hda_codec_write(codec,
2441 nvhdmi_master_con_nid_7x,
2442 0,
2443 AC_VERB_SET_DIGI_CONVERT_1,
7c935976 2444 spdif->ctls & 0xff);
84eb01be
TI		 2445 snd_hda_codec_write(codec,
2446 nvhdmi_master_con_nid_7x,
2447 0,
2448 AC_VERB_SET_DIGI_CONVERT_2, dataDCC2);
2449 }
2450
2451 for (i = 0; i < 4; i++) {
2452 if (chs == 2)
2453 channel_id = 0;
2454 else
2455 channel_id = i * 2;
2456
2457 /* turn off SPDIF once;
2458 *otherwise the IEC958 bits won't be updated
2459 */
2460 if (codec->spdif_status_reset &&
7c935976 2461 (spdif->ctls & AC_DIG1_ENABLE))
84eb01be
TI		 2462 snd_hda_codec_write(codec,
2463 nvhdmi_con_nids_7x[i],
2464 0,
2465 AC_VERB_SET_DIGI_CONVERT_1,
7c935976 2466 spdif->ctls & ~AC_DIG1_ENABLE & 0xff);
84eb01be
TI		 2467 /* set the stream id */
2468 snd_hda_codec_write(codec,
2469 nvhdmi_con_nids_7x[i],
2470 0,
2471 AC_VERB_SET_CHANNEL_STREAMID,
2472 (stream_tag << 4) | channel_id);
2473 /* set the stream format */
2474 snd_hda_codec_write(codec,
2475 nvhdmi_con_nids_7x[i],
2476 0,
2477 AC_VERB_SET_STREAM_FORMAT,
2478 format);
2479 /* turn on again (if needed) */
2480 /* enable and set the channel status audio/data flag */
2481 if (codec->spdif_status_reset &&
7c935976 2482 (spdif->ctls & AC_DIG1_ENABLE)) {
84eb01be
TI		 2483 snd_hda_codec_write(codec,
2484 nvhdmi_con_nids_7x[i],
2485 0,
2486 AC_VERB_SET_DIGI_CONVERT_1,
7c935976 2487 spdif->ctls & 0xff);
84eb01be
TI		 2488 snd_hda_codec_write(codec,
2489 nvhdmi_con_nids_7x[i],
2490 0,
2491 AC_VERB_SET_DIGI_CONVERT_2, dataDCC2);
2492 }
2493 }
2494
1f348522 2495 nvhdmi_8ch_7x_set_info_frame_parameters(codec, chs);
84eb01be
TI		 2496
2497 mutex_unlock(&codec->spdif_mutex);
2498 return 0;
2499}
2500
fb79e1e0 2501static const struct hda_pcm_stream nvhdmi_pcm_playback_8ch_7x = {
84eb01be
TI		 2502 .substreams = 1,
2503 .channels_min = 2,
2504 .channels_max = 8,
2505 .nid = nvhdmi_master_con_nid_7x,
2506 .rates = SUPPORTED_RATES,
2507 .maxbps = SUPPORTED_MAXBPS,
2508 .formats = SUPPORTED_FORMATS,
2509 .ops = {
2510 .open = simple_playback_pcm_open,
2511 .close = nvhdmi_8ch_7x_pcm_close,
2512 .prepare = nvhdmi_8ch_7x_pcm_prepare
2513 },
2514};
2515
84eb01be
TI		 2516static int patch_nvhdmi_2ch(struct hda_codec *codec)
2517{
2518 struct hdmi_spec *spec;
d0b1252d
TI		 2519 int err = patch_simple_hdmi(codec, nvhdmi_master_con_nid_7x,
2520 nvhdmi_master_pin_nid_7x);
2521 if (err < 0)
2522 return err;
84eb01be 2523
ceaa86ba 2524 codec->patch_ops.init = nvhdmi_7x_init_2ch;
d0b1252d
TI		 2525 /* override the PCM rates, etc, as the codec doesn't give full list */
2526 spec = codec->spec;
2527 spec->pcm_playback.rates = SUPPORTED_RATES;
2528 spec->pcm_playback.maxbps = SUPPORTED_MAXBPS;
2529 spec->pcm_playback.formats = SUPPORTED_FORMATS;
84eb01be
TI		 2530 return 0;
2531}
2532
53775b0d
TI		 2533static int nvhdmi_7x_8ch_build_pcms(struct hda_codec *codec)
2534{
2535 struct hdmi_spec *spec = codec->spec;
2536 int err = simple_playback_build_pcms(codec);
bce0d2a8
TI		 2537 if (!err) {
2538 struct hda_pcm *info = get_pcm_rec(spec, 0);
2539 info->own_chmap = true;
2540 }
53775b0d
TI		 2541 return err;
2542}
2543
2544static int nvhdmi_7x_8ch_build_controls(struct hda_codec *codec)
2545{
2546 struct hdmi_spec *spec = codec->spec;
bce0d2a8 2547 struct hda_pcm *info;
53775b0d
TI		 2548 struct snd_pcm_chmap *chmap;
2549 int err;
2550
2551 err = simple_playback_build_controls(codec);
2552 if (err < 0)
2553 return err;
2554
2555 /* add channel maps */
bce0d2a8
TI		 2556 info = get_pcm_rec(spec, 0);
2557 err = snd_pcm_add_chmap_ctls(info->pcm,
53775b0d
TI		 2558 SNDRV_PCM_STREAM_PLAYBACK,
2559 snd_pcm_alt_chmaps, 8, 0, &chmap);
2560 if (err < 0)
2561 return err;
2562 switch (codec->preset->id) {
2563 case 0x10de0002:
2564 case 0x10de0003:
2565 case 0x10de0005:
2566 case 0x10de0006:
2567 chmap->channel_mask = (1U << 2) | (1U << 8);
2568 break;
2569 case 0x10de0007:
2570 chmap->channel_mask = (1U << 2) | (1U << 6) | (1U << 8);
2571 }
2572 return 0;
2573}
2574
84eb01be
TI		 2575static int patch_nvhdmi_8ch_7x(struct hda_codec *codec)
2576{
2577 struct hdmi_spec *spec;
2578 int err = patch_nvhdmi_2ch(codec);
84eb01be
TI		 2579 if (err < 0)
2580 return err;
2581 spec = codec->spec;
2582 spec->multiout.max_channels = 8;
d0b1252d 2583 spec->pcm_playback = nvhdmi_pcm_playback_8ch_7x;
ceaa86ba 2584 codec->patch_ops.init = nvhdmi_7x_init_8ch;
53775b0d
TI		 2585 codec->patch_ops.build_pcms = nvhdmi_7x_8ch_build_pcms;
2586 codec->patch_ops.build_controls = nvhdmi_7x_8ch_build_controls;
1f348522
AP		 2587
2588 /* Initialize the audio infoframe channel mask and checksum to something
2589 * valid */
2590 nvhdmi_8ch_7x_set_info_frame_parameters(codec, 8);
2591
84eb01be
TI		 2592 return 0;
2593}
2594
2595/*
2596 * ATI-specific implementations
2597 *
2598 * FIXME: we may omit the whole this and use the generic code once after
2599 * it's confirmed to work.
2600 */
2601
2602#define ATIHDMI_CVT_NID 0x02 /* audio converter */
2603#define ATIHDMI_PIN_NID 0x03 /* HDMI output pin */
2604
2605static int atihdmi_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
2606 struct hda_codec *codec,
2607 unsigned int stream_tag,
2608 unsigned int format,
2609 struct snd_pcm_substream *substream)
2610{
2611 struct hdmi_spec *spec = codec->spec;
bce0d2a8 2612 struct hdmi_spec_per_cvt *per_cvt = get_cvt(spec, 0);
84eb01be
TI		 2613 int chans = substream->runtime->channels;
2614 int i, err;
2615
2616 err = simple_playback_pcm_prepare(hinfo, codec, stream_tag, format,
2617 substream);
2618 if (err < 0)
2619 return err;
bce0d2a8 2620 snd_hda_codec_write(codec, per_cvt->cvt_nid, 0,
384a48d7 2621 AC_VERB_SET_CVT_CHAN_COUNT, chans - 1);
84eb01be
TI		 2622 /* FIXME: XXX */
2623 for (i = 0; i < chans; i++) {
bce0d2a8 2624 snd_hda_codec_write(codec, per_cvt->cvt_nid, 0,
84eb01be
TI		 2625 AC_VERB_SET_HDMI_CHAN_SLOT,
2626 (i << 4) | i);
2627 }
2628 return 0;
2629}
2630
84eb01be
TI		 2631static int patch_atihdmi(struct hda_codec *codec)
2632{
2633 struct hdmi_spec *spec;
d0b1252d
TI		 2634 int err = patch_simple_hdmi(codec, ATIHDMI_CVT_NID, ATIHDMI_PIN_NID);
2635 if (err < 0)
2636 return err;
2637 spec = codec->spec;
2638 spec->pcm_playback.ops.prepare = atihdmi_playback_pcm_prepare;
84eb01be
TI		 2639 return 0;
2640}
2641
3de5ff88
AL		 2642/* VIA HDMI Implementation */
2643#define VIAHDMI_CVT_NID 0x02 /* audio converter1 */
2644#define VIAHDMI_PIN_NID 0x03 /* HDMI output pin1 */
2645
3de5ff88
AL		 2646static int patch_via_hdmi(struct hda_codec *codec)
2647{
250e41ac 2648 return patch_simple_hdmi(codec, VIAHDMI_CVT_NID, VIAHDMI_PIN_NID);
3de5ff88 2649}
84eb01be
TI		 2650
2651/*
2652 * patch entries
2653 */
fb79e1e0 2654static const struct hda_codec_preset snd_hda_preset_hdmi[] = {
84eb01be
TI		 2655{ .id = 0x1002793c, .name = "RS600 HDMI", .patch = patch_atihdmi },
2656{ .id = 0x10027919, .name = "RS600 HDMI", .patch = patch_atihdmi },
2657{ .id = 0x1002791a, .name = "RS690/780 HDMI", .patch = patch_atihdmi },
36e9c135 2658{ .id = 0x1002aa01, .name = "R6xx HDMI", .patch = patch_generic_hdmi },
84eb01be
TI		 2659{ .id = 0x10951390, .name = "SiI1390 HDMI", .patch = patch_generic_hdmi },
2660{ .id = 0x10951392, .name = "SiI1392 HDMI", .patch = patch_generic_hdmi },
2661{ .id = 0x17e80047, .name = "Chrontel HDMI", .patch = patch_generic_hdmi },
2662{ .id = 0x10de0002, .name = "MCP77/78 HDMI", .patch = patch_nvhdmi_8ch_7x },
2663{ .id = 0x10de0003, .name = "MCP77/78 HDMI", .patch = patch_nvhdmi_8ch_7x },
2664{ .id = 0x10de0005, .name = "MCP77/78 HDMI", .patch = patch_nvhdmi_8ch_7x },
2665{ .id = 0x10de0006, .name = "MCP77/78 HDMI", .patch = patch_nvhdmi_8ch_7x },
2666{ .id = 0x10de0007, .name = "MCP79/7A HDMI", .patch = patch_nvhdmi_8ch_7x },
5d44f927
SW		 2667{ .id = 0x10de000a, .name = "GPU 0a HDMI/DP", .patch = patch_generic_hdmi },
2668{ .id = 0x10de000b, .name = "GPU 0b HDMI/DP", .patch = patch_generic_hdmi },
2669{ .id = 0x10de000c, .name = "MCP89 HDMI", .patch = patch_generic_hdmi },
2670{ .id = 0x10de000d, .name = "GPU 0d HDMI/DP", .patch = patch_generic_hdmi },
2671{ .id = 0x10de0010, .name = "GPU 10 HDMI/DP", .patch = patch_generic_hdmi },
2672{ .id = 0x10de0011, .name = "GPU 11 HDMI/DP", .patch = patch_generic_hdmi },
2673{ .id = 0x10de0012, .name = "GPU 12 HDMI/DP", .patch = patch_generic_hdmi },
2674{ .id = 0x10de0013, .name = "GPU 13 HDMI/DP", .patch = patch_generic_hdmi },
2675{ .id = 0x10de0014, .name = "GPU 14 HDMI/DP", .patch = patch_generic_hdmi },
2676{ .id = 0x10de0015, .name = "GPU 15 HDMI/DP", .patch = patch_generic_hdmi },
2677{ .id = 0x10de0016, .name = "GPU 16 HDMI/DP", .patch = patch_generic_hdmi },
c8900a0f 2678/* 17 is known to be absent */
5d44f927
SW		 2679{ .id = 0x10de0018, .name = "GPU 18 HDMI/DP", .patch = patch_generic_hdmi },
2680{ .id = 0x10de0019, .name = "GPU 19 HDMI/DP", .patch = patch_generic_hdmi },
2681{ .id = 0x10de001a, .name = "GPU 1a HDMI/DP", .patch = patch_generic_hdmi },
2682{ .id = 0x10de001b, .name = "GPU 1b HDMI/DP", .patch = patch_generic_hdmi },
2683{ .id = 0x10de001c, .name = "GPU 1c HDMI/DP", .patch = patch_generic_hdmi },
2684{ .id = 0x10de0040, .name = "GPU 40 HDMI/DP", .patch = patch_generic_hdmi },
2685{ .id = 0x10de0041, .name = "GPU 41 HDMI/DP", .patch = patch_generic_hdmi },
2686{ .id = 0x10de0042, .name = "GPU 42 HDMI/DP", .patch = patch_generic_hdmi },
2687{ .id = 0x10de0043, .name = "GPU 43 HDMI/DP", .patch = patch_generic_hdmi },
2688{ .id = 0x10de0044, .name = "GPU 44 HDMI/DP", .patch = patch_generic_hdmi },
7ae48b56 2689{ .id = 0x10de0051, .name = "GPU 51 HDMI/DP", .patch = patch_generic_hdmi },
d52392b1 2690{ .id = 0x10de0060, .name = "GPU 60 HDMI/DP", .patch = patch_generic_hdmi },
84eb01be
TI		 2691{ .id = 0x10de0067, .name = "MCP67 HDMI", .patch = patch_nvhdmi_2ch },
2692{ .id = 0x10de8001, .name = "MCP73 HDMI", .patch = patch_nvhdmi_2ch },
3de5ff88
AL		 2693{ .id = 0x11069f80, .name = "VX900 HDMI/DP", .patch = patch_via_hdmi },
2694{ .id = 0x11069f81, .name = "VX900 HDMI/DP", .patch = patch_via_hdmi },
2695{ .id = 0x11069f84, .name = "VX11 HDMI/DP", .patch = patch_generic_hdmi },
2696{ .id = 0x11069f85, .name = "VX11 HDMI/DP", .patch = patch_generic_hdmi },
84eb01be
TI		 2697{ .id = 0x80860054, .name = "IbexPeak HDMI", .patch = patch_generic_hdmi },
2698{ .id = 0x80862801, .name = "Bearlake HDMI", .patch = patch_generic_hdmi },
2699{ .id = 0x80862802, .name = "Cantiga HDMI", .patch = patch_generic_hdmi },
2700{ .id = 0x80862803, .name = "Eaglelake HDMI", .patch = patch_generic_hdmi },
2701{ .id = 0x80862804, .name = "IbexPeak HDMI", .patch = patch_generic_hdmi },
2702{ .id = 0x80862805, .name = "CougarPoint HDMI", .patch = patch_generic_hdmi },
591e610d 2703{ .id = 0x80862806, .name = "PantherPoint HDMI", .patch = patch_generic_hdmi },
1c76684d 2704{ .id = 0x80862807, .name = "Haswell HDMI", .patch = patch_generic_hdmi },
6edc59e6 2705{ .id = 0x80862880, .name = "CedarTrail HDMI", .patch = patch_generic_hdmi },
84eb01be
TI		 2706{ .id = 0x808629fb, .name = "Crestline HDMI", .patch = patch_generic_hdmi },
2707{} /* terminator */
2708};
2709
2710MODULE_ALIAS("snd-hda-codec-id:1002793c");
2711MODULE_ALIAS("snd-hda-codec-id:10027919");
2712MODULE_ALIAS("snd-hda-codec-id:1002791a");
2713MODULE_ALIAS("snd-hda-codec-id:1002aa01");
2714MODULE_ALIAS("snd-hda-codec-id:10951390");
2715MODULE_ALIAS("snd-hda-codec-id:10951392");
2716MODULE_ALIAS("snd-hda-codec-id:10de0002");
2717MODULE_ALIAS("snd-hda-codec-id:10de0003");
2718MODULE_ALIAS("snd-hda-codec-id:10de0005");
2719MODULE_ALIAS("snd-hda-codec-id:10de0006");
2720MODULE_ALIAS("snd-hda-codec-id:10de0007");
2721MODULE_ALIAS("snd-hda-codec-id:10de000a");
2722MODULE_ALIAS("snd-hda-codec-id:10de000b");
2723MODULE_ALIAS("snd-hda-codec-id:10de000c");
2724MODULE_ALIAS("snd-hda-codec-id:10de000d");
2725MODULE_ALIAS("snd-hda-codec-id:10de0010");
2726MODULE_ALIAS("snd-hda-codec-id:10de0011");
2727MODULE_ALIAS("snd-hda-codec-id:10de0012");
2728MODULE_ALIAS("snd-hda-codec-id:10de0013");
2729MODULE_ALIAS("snd-hda-codec-id:10de0014");
c8900a0f
RS		 2730MODULE_ALIAS("snd-hda-codec-id:10de0015");
2731MODULE_ALIAS("snd-hda-codec-id:10de0016");
84eb01be
TI		 2732MODULE_ALIAS("snd-hda-codec-id:10de0018");
2733MODULE_ALIAS("snd-hda-codec-id:10de0019");
2734MODULE_ALIAS("snd-hda-codec-id:10de001a");
2735MODULE_ALIAS("snd-hda-codec-id:10de001b");
2736MODULE_ALIAS("snd-hda-codec-id:10de001c");
2737MODULE_ALIAS("snd-hda-codec-id:10de0040");
2738MODULE_ALIAS("snd-hda-codec-id:10de0041");
2739MODULE_ALIAS("snd-hda-codec-id:10de0042");
2740MODULE_ALIAS("snd-hda-codec-id:10de0043");
2741MODULE_ALIAS("snd-hda-codec-id:10de0044");
7ae48b56 2742MODULE_ALIAS("snd-hda-codec-id:10de0051");
d52392b1 2743MODULE_ALIAS("snd-hda-codec-id:10de0060");
84eb01be
TI		 2744MODULE_ALIAS("snd-hda-codec-id:10de0067");
2745MODULE_ALIAS("snd-hda-codec-id:10de8001");
3de5ff88
AL		 2746MODULE_ALIAS("snd-hda-codec-id:11069f80");
2747MODULE_ALIAS("snd-hda-codec-id:11069f81");
2748MODULE_ALIAS("snd-hda-codec-id:11069f84");
2749MODULE_ALIAS("snd-hda-codec-id:11069f85");
84eb01be
TI		 2750MODULE_ALIAS("snd-hda-codec-id:17e80047");
2751MODULE_ALIAS("snd-hda-codec-id:80860054");
2752MODULE_ALIAS("snd-hda-codec-id:80862801");
2753MODULE_ALIAS("snd-hda-codec-id:80862802");
2754MODULE_ALIAS("snd-hda-codec-id:80862803");
2755MODULE_ALIAS("snd-hda-codec-id:80862804");
2756MODULE_ALIAS("snd-hda-codec-id:80862805");
591e610d 2757MODULE_ALIAS("snd-hda-codec-id:80862806");
1c76684d 2758MODULE_ALIAS("snd-hda-codec-id:80862807");
6edc59e6 2759MODULE_ALIAS("snd-hda-codec-id:80862880");
84eb01be
TI		 2760MODULE_ALIAS("snd-hda-codec-id:808629fb");
2761
2762MODULE_LICENSE("GPL");
2763MODULE_DESCRIPTION("HDMI HD-audio codec");
2764MODULE_ALIAS("snd-hda-codec-intelhdmi");
2765MODULE_ALIAS("snd-hda-codec-nvhdmi");
2766MODULE_ALIAS("snd-hda-codec-atihdmi");
2767
2768static struct hda_codec_preset_list intel_list = {
2769 .preset = snd_hda_preset_hdmi,
2770 .owner = THIS_MODULE,
2771};
2772
2773static int __init patch_hdmi_init(void)
2774{
2775 return snd_hda_add_codec_preset(&intel_list);
2776}
2777
2778static void __exit patch_hdmi_exit(void)
2779{
2780 snd_hda_delete_codec_preset(&intel_list);
2781}
2782
2783module_init(patch_hdmi_init)
2784module_exit(patch_hdmi_exit)
Michael's Linux tree.