]> git.ipfire.org Git - thirdparty/linux.git/blame - sound/pci/ice1712/ice1712.c
projects / thirdparty / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge tag 'io_uring-5.7-2020-05-22' of git://git.kernel.dk/linux-block
[thirdparty/linux.git] / sound / pci / ice1712 / ice1712.c
CommitLineData
1a59d1b8 1// SPDX-License-Identifier: GPL-2.0-or-later
1da177e4
LT		 2/*
3 * ALSA driver for ICEnsemble ICE1712 (Envy24)
4 *
c1017a4c 5 * Copyright (c) 2000 Jaroslav Kysela <perex@perex.cz>
3d8cb466 6 */
1da177e4
LT		 7
8/*
9 NOTES:
10 - spdif nonaudio consumer mode does not work (at least with my
11 Sony STR-DB830)
12*/
13
14/*
15 * Changes:
16 *
17 * 2002.09.09 Takashi Iwai <tiwai@suse.de>
18 * split the code to several files. each low-level routine
19 * is stored in the local file and called from registration
20 * function from card_info struct.
21 *
22 * 2002.11.26 James Stafford <jstafford@ampltd.com>
23 * Added support for VT1724 (Envy24HT)
3d8cb466 24 * I have left out support for 176.4 and 192 KHz for the moment.
1da177e4
LT		 25 * I also haven't done anything with the internal S/PDIF transmitter or the MPU-401
26 *
27 * 2003.02.20 Taksahi Iwai <tiwai@suse.de>
28 * Split vt1724 part to an independent driver.
29 * The GPIO is accessed through the callback functions now.
30 *
31 * 2004.03.31 Doug McLain <nostar@comcast.net>
32 * Added support for Event Electronics EZ8 card to hoontech.c.
33 */
34
35
1da177e4
LT		 36#include <linux/delay.h>
37#include <linux/interrupt.h>
38#include <linux/init.h>
39#include <linux/pci.h>
9d2f928d 40#include <linux/dma-mapping.h>
1da177e4 41#include <linux/slab.h>
65a77217 42#include <linux/module.h>
62932df8 43#include <linux/mutex.h>
910638ae 44
1da177e4
LT		 45#include <sound/core.h>
46#include <sound/cs8427.h>
47#include <sound/info.h>
1da177e4 48#include <sound/initval.h>
680ef792 49#include <sound/tlv.h>
1da177e4
LT		 50
51#include <sound/asoundef.h>
52
53#include "ice1712.h"
54
55/* lowlevel routines */
56#include "delta.h"
57#include "ews.h"
58#include "hoontech.h"
59
c1017a4c 60MODULE_AUTHOR("Jaroslav Kysela <perex@perex.cz>");
1da177e4
LT		 61MODULE_DESCRIPTION("ICEnsemble ICE1712 (Envy24)");
62MODULE_LICENSE("GPL");
63MODULE_SUPPORTED_DEVICE("{"
64 HOONTECH_DEVICE_DESC
65 DELTA_DEVICE_DESC
66 EWS_DEVICE_DESC
67 "{ICEnsemble,Generic ICE1712},"
68 "{ICEnsemble,Generic Envy24}}");
69
70static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX; /* Index 0-MAX */
71static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR; /* ID for this card */
a67ff6a5 72static bool enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP;/* Enable this card */
1da177e4 73static char *model[SNDRV_CARDS];
a67ff6a5 74static bool omni[SNDRV_CARDS]; /* Delta44 & 66 Omni I/O support */
7c9d440e 75static int cs8427_timeout[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = 500}; /* CS8427 S/PDIF transceiver reset timeout value in msec */
01a00e5e 76static int dxr_enable[SNDRV_CARDS]; /* DXR enable for DMX6FIRE */
1da177e4
LT		 77
78module_param_array(index, int, NULL, 0444);
79MODULE_PARM_DESC(index, "Index value for ICE1712 soundcard.");
80module_param_array(id, charp, NULL, 0444);
81MODULE_PARM_DESC(id, "ID string for ICE1712 soundcard.");
82module_param_array(enable, bool, NULL, 0444);
83MODULE_PARM_DESC(enable, "Enable ICE1712 soundcard.");
84module_param_array(omni, bool, NULL, 0444);
85MODULE_PARM_DESC(omni, "Enable Midiman M-Audio Delta Omni I/O support.");
86module_param_array(cs8427_timeout, int, NULL, 0444);
87MODULE_PARM_DESC(cs8427_timeout, "Define reset timeout for cs8427 chip in msec resolution.");
88module_param_array(model, charp, NULL, 0444);
89MODULE_PARM_DESC(model, "Use the given board model.");
531af462 90module_param_array(dxr_enable, int, NULL, 0444);
01a00e5e 91MODULE_PARM_DESC(dxr_enable, "Enable DXR support for Terratec DMX6FIRE.");
1da177e4 92
1da177e4 93
9baa3c34 94static const struct pci_device_id snd_ice1712_ids[] = {
28d27aae 95 { PCI_VDEVICE(ICE, PCI_DEVICE_ID_ICE_1712), 0 }, /* ICE1712 */
1da177e4
LT		 96 { 0, }
97};
98
99MODULE_DEVICE_TABLE(pci, snd_ice1712_ids);
100
6ca308d4
TI		 101static int snd_ice1712_build_pro_mixer(struct snd_ice1712 *ice);
102static int snd_ice1712_build_controls(struct snd_ice1712 *ice);
1da177e4
LT		 103
104static int PRO_RATE_LOCKED;
105static int PRO_RATE_RESET = 1;
106static unsigned int PRO_RATE_DEFAULT = 44100;
107
108/*
109 * Basic I/O
110 */
3d8cb466 111
1da177e4 112/* check whether the clock mode is spdif-in */
6ca308d4 113static inline int is_spdif_master(struct snd_ice1712 *ice)
1da177e4
LT		 114{
115 return (inb(ICEMT(ice, RATE)) & ICE1712_SPDIF_MASTER) ? 1 : 0;
116}
117
6ca308d4 118static inline int is_pro_rate_locked(struct snd_ice1712 *ice)
1da177e4
LT		 119{
120 return is_spdif_master(ice) || PRO_RATE_LOCKED;
121}
122
3d8cb466 123static inline void snd_ice1712_ds_write(struct snd_ice1712 *ice, u8 channel, u8 addr, u32 data)
1da177e4
LT		 124{
125 outb((channel << 4) | addr, ICEDS(ice, INDEX));
126 outl(data, ICEDS(ice, DATA));
127}
128
3d8cb466 129static inline u32 snd_ice1712_ds_read(struct snd_ice1712 *ice, u8 channel, u8 addr)
1da177e4
LT		 130{
131 outb((channel << 4) | addr, ICEDS(ice, INDEX));
132 return inl(ICEDS(ice, DATA));
133}
134
6ca308d4 135static void snd_ice1712_ac97_write(struct snd_ac97 *ac97,
1da177e4
LT		 136 unsigned short reg,
137 unsigned short val)
138{
6ca308d4 139 struct snd_ice1712 *ice = ac97->private_data;
1da177e4
LT		 140 int tm;
141 unsigned char old_cmd = 0;
142
143 for (tm = 0; tm < 0x10000; tm++) {
144 old_cmd = inb(ICEREG(ice, AC97_CMD));
145 if (old_cmd & (ICE1712_AC97_WRITE | ICE1712_AC97_READ))
146 continue;
147 if (!(old_cmd & ICE1712_AC97_READY))
148 continue;
149 break;
150 }
151 outb(reg, ICEREG(ice, AC97_INDEX));
152 outw(val, ICEREG(ice, AC97_DATA));
153 old_cmd &= ~(ICE1712_AC97_PBK_VSR | ICE1712_AC97_CAP_VSR);
154 outb(old_cmd | ICE1712_AC97_WRITE, ICEREG(ice, AC97_CMD));
155 for (tm = 0; tm < 0x10000; tm++)
156 if ((inb(ICEREG(ice, AC97_CMD)) & ICE1712_AC97_WRITE) == 0)
157 break;
158}
159
6ca308d4 160static unsigned short snd_ice1712_ac97_read(struct snd_ac97 *ac97,
1da177e4
LT		 161 unsigned short reg)
162{
6ca308d4 163 struct snd_ice1712 *ice = ac97->private_data;
1da177e4
LT		 164 int tm;
165 unsigned char old_cmd = 0;
166
167 for (tm = 0; tm < 0x10000; tm++) {
168 old_cmd = inb(ICEREG(ice, AC97_CMD));
169 if (old_cmd & (ICE1712_AC97_WRITE | ICE1712_AC97_READ))
170 continue;
171 if (!(old_cmd & ICE1712_AC97_READY))
172 continue;
173 break;
174 }
175 outb(reg, ICEREG(ice, AC97_INDEX));
176 outb(old_cmd | ICE1712_AC97_READ, ICEREG(ice, AC97_CMD));
177 for (tm = 0; tm < 0x10000; tm++)
178 if ((inb(ICEREG(ice, AC97_CMD)) & ICE1712_AC97_READ) == 0)
179 break;
180 if (tm >= 0x10000) /* timeout */
181 return ~0;
182 return inw(ICEREG(ice, AC97_DATA));
183}
184
185/*
186 * pro ac97 section
187 */
188
6ca308d4 189static void snd_ice1712_pro_ac97_write(struct snd_ac97 *ac97,
1da177e4
LT		 190 unsigned short reg,
191 unsigned short val)
192{
6ca308d4 193 struct snd_ice1712 *ice = ac97->private_data;
1da177e4
LT		 194 int tm;
195 unsigned char old_cmd = 0;
196
197 for (tm = 0; tm < 0x10000; tm++) {
198 old_cmd = inb(ICEMT(ice, AC97_CMD));
199 if (old_cmd & (ICE1712_AC97_WRITE | ICE1712_AC97_READ))
200 continue;
201 if (!(old_cmd & ICE1712_AC97_READY))
202 continue;
203 break;
204 }
205 outb(reg, ICEMT(ice, AC97_INDEX));
206 outw(val, ICEMT(ice, AC97_DATA));
207 old_cmd &= ~(ICE1712_AC97_PBK_VSR | ICE1712_AC97_CAP_VSR);
208 outb(old_cmd | ICE1712_AC97_WRITE, ICEMT(ice, AC97_CMD));
209 for (tm = 0; tm < 0x10000; tm++)
210 if ((inb(ICEMT(ice, AC97_CMD)) & ICE1712_AC97_WRITE) == 0)
211 break;
212}
213
214
6ca308d4 215static unsigned short snd_ice1712_pro_ac97_read(struct snd_ac97 *ac97,
1da177e4
LT		 216 unsigned short reg)
217{
6ca308d4 218 struct snd_ice1712 *ice = ac97->private_data;
1da177e4
LT		 219 int tm;
220 unsigned char old_cmd = 0;
221
222 for (tm = 0; tm < 0x10000; tm++) {
223 old_cmd = inb(ICEMT(ice, AC97_CMD));
224 if (old_cmd & (ICE1712_AC97_WRITE | ICE1712_AC97_READ))
225 continue;
226 if (!(old_cmd & ICE1712_AC97_READY))
227 continue;
228 break;
229 }
230 outb(reg, ICEMT(ice, AC97_INDEX));
231 outb(old_cmd | ICE1712_AC97_READ, ICEMT(ice, AC97_CMD));
232 for (tm = 0; tm < 0x10000; tm++)
233 if ((inb(ICEMT(ice, AC97_CMD)) & ICE1712_AC97_READ) == 0)
234 break;
235 if (tm >= 0x10000) /* timeout */
236 return ~0;
237 return inw(ICEMT(ice, AC97_DATA));
238}
239
240/*
241 * consumer ac97 digital mix
242 */
a5ce8890 243#define snd_ice1712_digmix_route_ac97_info snd_ctl_boolean_mono_info
1da177e4 244
6ca308d4 245static int snd_ice1712_digmix_route_ac97_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 246{
6ca308d4 247 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
3d8cb466 248
1da177e4
LT		 249 ucontrol->value.integer.value[0] = inb(ICEMT(ice, MONITOR_ROUTECTRL)) & ICE1712_ROUTE_AC97 ? 1 : 0;
250 return 0;
251}
252
6ca308d4 253static int snd_ice1712_digmix_route_ac97_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 254{
6ca308d4 255 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
1da177e4 256 unsigned char val, nval;
3d8cb466 257
1da177e4
LT		 258 spin_lock_irq(&ice->reg_lock);
259 val = inb(ICEMT(ice, MONITOR_ROUTECTRL));
260 nval = val & ~ICE1712_ROUTE_AC97;
3d8cb466
AB		 261 if (ucontrol->value.integer.value[0])
262 nval |= ICE1712_ROUTE_AC97;
1da177e4
LT		 263 outb(nval, ICEMT(ice, MONITOR_ROUTECTRL));
264 spin_unlock_irq(&ice->reg_lock);
265 return val != nval;
266}
267
f3b827e0 268static const struct snd_kcontrol_new snd_ice1712_mixer_digmix_route_ac97 = {
1da177e4
LT		 269 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
270 .name = "Digital Mixer To AC97",
271 .info = snd_ice1712_digmix_route_ac97_info,
272 .get = snd_ice1712_digmix_route_ac97_get,
273 .put = snd_ice1712_digmix_route_ac97_put,
274};
275
276
277/*
278 * gpio operations
279 */
6ca308d4 280static void snd_ice1712_set_gpio_dir(struct snd_ice1712 *ice, unsigned int data)
1da177e4
LT		 281{
282 snd_ice1712_write(ice, ICE1712_IREG_GPIO_DIRECTION, data);
283 inb(ICEREG(ice, DATA)); /* dummy read for pci-posting */
284}
285
49470306
PH		 286static unsigned int snd_ice1712_get_gpio_dir(struct snd_ice1712 *ice)
287{
288 return snd_ice1712_read(ice, ICE1712_IREG_GPIO_DIRECTION);
289}
290
291static unsigned int snd_ice1712_get_gpio_mask(struct snd_ice1712 *ice)
292{
293 return snd_ice1712_read(ice, ICE1712_IREG_GPIO_WRITE_MASK);
294}
295
6ca308d4 296static void snd_ice1712_set_gpio_mask(struct snd_ice1712 *ice, unsigned int data)
1da177e4
LT		 297{
298 snd_ice1712_write(ice, ICE1712_IREG_GPIO_WRITE_MASK, data);
299 inb(ICEREG(ice, DATA)); /* dummy read for pci-posting */
300}
301
6ca308d4 302static unsigned int snd_ice1712_get_gpio_data(struct snd_ice1712 *ice)
1da177e4
LT		 303{
304 return snd_ice1712_read(ice, ICE1712_IREG_GPIO_DATA);
305}
306
6ca308d4 307static void snd_ice1712_set_gpio_data(struct snd_ice1712 *ice, unsigned int val)
1da177e4
LT		 308{
309 snd_ice1712_write(ice, ICE1712_IREG_GPIO_DATA, val);
310 inb(ICEREG(ice, DATA)); /* dummy read for pci-posting */
311}
312
1da177e4
LT		 313/*
314 *
315 * CS8427 interface
316 *
317 */
318
319/*
320 * change the input clock selection
321 * spdif_clock = 1 - IEC958 input, 0 - Envy24
322 */
6ca308d4 323static int snd_ice1712_cs8427_set_input_clock(struct snd_ice1712 *ice, int spdif_clock)
1da177e4
LT		 324{
325 unsigned char reg[2] = { 0x80 | 4, 0 }; /* CS8427 auto increment | register number 4 + data */
326 unsigned char val, nval;
327 int res = 0;
3d8cb466 328
1da177e4
LT		 329 snd_i2c_lock(ice->i2c);
330 if (snd_i2c_sendbytes(ice->cs8427, reg, 1) != 1) {
331 snd_i2c_unlock(ice->i2c);
332 return -EIO;
333 }
334 if (snd_i2c_readbytes(ice->cs8427, &val, 1) != 1) {
335 snd_i2c_unlock(ice->i2c);
336 return -EIO;
337 }
338 nval = val & 0xf0;
339 if (spdif_clock)
340 nval |= 0x01;
341 else
342 nval |= 0x04;
343 if (val != nval) {
344 reg[1] = nval;
345 if (snd_i2c_sendbytes(ice->cs8427, reg, 2) != 2) {
346 res = -EIO;
347 } else {
348 res++;
349 }
350 }
351 snd_i2c_unlock(ice->i2c);
352 return res;
353}
354
355/*
356 * spdif callbacks
357 */
6ca308d4 358static void open_cs8427(struct snd_ice1712 *ice, struct snd_pcm_substream *substream)
1da177e4
LT		 359{
360 snd_cs8427_iec958_active(ice->cs8427, 1);
361}
362
6ca308d4 363static void close_cs8427(struct snd_ice1712 *ice, struct snd_pcm_substream *substream)
1da177e4
LT		 364{
365 snd_cs8427_iec958_active(ice->cs8427, 0);
366}
367
6ca308d4 368static void setup_cs8427(struct snd_ice1712 *ice, int rate)
1da177e4
LT		 369{
370 snd_cs8427_iec958_pcm(ice->cs8427, rate);
371}
372
373/*
374 * create and initialize callbacks for cs8427 interface
375 */
e23e7a14 376int snd_ice1712_init_cs8427(struct snd_ice1712 *ice, int addr)
1da177e4
LT		 377{
378 int err;
379
3d8cb466
AB		 380 err = snd_cs8427_create(ice->i2c, addr,
381 (ice->cs8427_timeout * HZ) / 1000, &ice->cs8427);
382 if (err < 0) {
6dfb5aff 383 dev_err(ice->card->dev, "CS8427 initialization failed\n");
1da177e4
LT		 384 return err;
385 }
386 ice->spdif.ops.open = open_cs8427;
387 ice->spdif.ops.close = close_cs8427;
388 ice->spdif.ops.setup_rate = setup_cs8427;
389 return 0;
390}
391
e957ebf1
JK		 392static void snd_ice1712_set_input_clock_source(struct snd_ice1712 *ice, int spdif_is_master)
393{
3d8cb466
AB		 394 /* change CS8427 clock source too */
395 if (ice->cs8427)
396 snd_ice1712_cs8427_set_input_clock(ice, spdif_is_master);
e957ebf1
JK		 397 /* notify ak4524 chip as well */
398 if (spdif_is_master) {
399 unsigned int i;
400 for (i = 0; i < ice->akm_codecs; i++) {
401 if (ice->akm[i].ops.set_rate_val)
402 ice->akm[i].ops.set_rate_val(&ice->akm[i], 0);
403 }
404 }
405}
1da177e4
LT		 406
407/*
408 * Interrupt handler
409 */
410
7d12e780 411static irqreturn_t snd_ice1712_interrupt(int irq, void *dev_id)
1da177e4 412{
6ca308d4 413 struct snd_ice1712 *ice = dev_id;
1da177e4
LT		 414 unsigned char status;
415 int handled = 0;
416
417 while (1) {
418 status = inb(ICEREG(ice, IRQSTAT));
419 if (status == 0)
420 break;
421 handled = 1;
422 if (status & ICE1712_IRQ_MPU1) {
423 if (ice->rmidi[0])
7d12e780 424 snd_mpu401_uart_interrupt(irq, ice->rmidi[0]->private_data);
1da177e4
LT		 425 outb(ICE1712_IRQ_MPU1, ICEREG(ice, IRQSTAT));
426 status &= ~ICE1712_IRQ_MPU1;
427 }
428 if (status & ICE1712_IRQ_TIMER)
429 outb(ICE1712_IRQ_TIMER, ICEREG(ice, IRQSTAT));
430 if (status & ICE1712_IRQ_MPU2) {
431 if (ice->rmidi[1])
7d12e780 432 snd_mpu401_uart_interrupt(irq, ice->rmidi[1]->private_data);
1da177e4
LT		 433 outb(ICE1712_IRQ_MPU2, ICEREG(ice, IRQSTAT));
434 status &= ~ICE1712_IRQ_MPU2;
435 }
436 if (status & ICE1712_IRQ_PROPCM) {
437 unsigned char mtstat = inb(ICEMT(ice, IRQ));
438 if (mtstat & ICE1712_MULTI_PBKSTATUS) {
439 if (ice->playback_pro_substream)
440 snd_pcm_period_elapsed(ice->playback_pro_substream);
441 outb(ICE1712_MULTI_PBKSTATUS, ICEMT(ice, IRQ));
442 }
443 if (mtstat & ICE1712_MULTI_CAPSTATUS) {
444 if (ice->capture_pro_substream)
445 snd_pcm_period_elapsed(ice->capture_pro_substream);
446 outb(ICE1712_MULTI_CAPSTATUS, ICEMT(ice, IRQ));
447 }
448 }
449 if (status & ICE1712_IRQ_FM)
450 outb(ICE1712_IRQ_FM, ICEREG(ice, IRQSTAT));
451 if (status & ICE1712_IRQ_PBKDS) {
452 u32 idx;
453 u16 pbkstatus;
6ca308d4 454 struct snd_pcm_substream *substream;
1da177e4 455 pbkstatus = inw(ICEDS(ice, INTSTAT));
6dfb5aff 456 /* dev_dbg(ice->card->dev, "pbkstatus = 0x%x\n", pbkstatus); */
1da177e4
LT		 457 for (idx = 0; idx < 6; idx++) {
458 if ((pbkstatus & (3 << (idx * 2))) == 0)
459 continue;
3d8cb466
AB		 460 substream = ice->playback_con_substream_ds[idx];
461 if (substream != NULL)
1da177e4
LT		 462 snd_pcm_period_elapsed(substream);
463 outw(3 << (idx * 2), ICEDS(ice, INTSTAT));
464 }
465 outb(ICE1712_IRQ_PBKDS, ICEREG(ice, IRQSTAT));
466 }
467 if (status & ICE1712_IRQ_CONCAP) {
468 if (ice->capture_con_substream)
469 snd_pcm_period_elapsed(ice->capture_con_substream);
470 outb(ICE1712_IRQ_CONCAP, ICEREG(ice, IRQSTAT));
471 }
472 if (status & ICE1712_IRQ_CONPBK) {
473 if (ice->playback_con_substream)
474 snd_pcm_period_elapsed(ice->playback_con_substream);
475 outb(ICE1712_IRQ_CONPBK, ICEREG(ice, IRQSTAT));
476 }
477 }
478 return IRQ_RETVAL(handled);
479}
480
481
1da177e4
LT		 482/*
483 * PCM part - consumer I/O
484 */
485
6ca308d4 486static int snd_ice1712_playback_trigger(struct snd_pcm_substream *substream,
1da177e4
LT		 487 int cmd)
488{
6ca308d4 489 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
1da177e4
LT		 490 int result = 0;
491 u32 tmp;
3d8cb466 492
1da177e4
LT		 493 spin_lock(&ice->reg_lock);
494 tmp = snd_ice1712_read(ice, ICE1712_IREG_PBK_CTRL);
495 if (cmd == SNDRV_PCM_TRIGGER_START) {
496 tmp |= 1;
497 } else if (cmd == SNDRV_PCM_TRIGGER_STOP) {
498 tmp &= ~1;
499 } else if (cmd == SNDRV_PCM_TRIGGER_PAUSE_PUSH) {
500 tmp |= 2;
501 } else if (cmd == SNDRV_PCM_TRIGGER_PAUSE_RELEASE) {
502 tmp &= ~2;
503 } else {
504 result = -EINVAL;
505 }
506 snd_ice1712_write(ice, ICE1712_IREG_PBK_CTRL, tmp);
507 spin_unlock(&ice->reg_lock);
508 return result;
509}
510
6ca308d4 511static int snd_ice1712_playback_ds_trigger(struct snd_pcm_substream *substream,
1da177e4
LT		 512 int cmd)
513{
6ca308d4 514 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
1da177e4
LT		 515 int result = 0;
516 u32 tmp;
3d8cb466 517
1da177e4
LT		 518 spin_lock(&ice->reg_lock);
519 tmp = snd_ice1712_ds_read(ice, substream->number * 2, ICE1712_DSC_CONTROL);
520 if (cmd == SNDRV_PCM_TRIGGER_START) {
521 tmp |= 1;
522 } else if (cmd == SNDRV_PCM_TRIGGER_STOP) {
523 tmp &= ~1;
524 } else if (cmd == SNDRV_PCM_TRIGGER_PAUSE_PUSH) {
525 tmp |= 2;
526 } else if (cmd == SNDRV_PCM_TRIGGER_PAUSE_RELEASE) {
527 tmp &= ~2;
528 } else {
529 result = -EINVAL;
530 }
531 snd_ice1712_ds_write(ice, substream->number * 2, ICE1712_DSC_CONTROL, tmp);
532 spin_unlock(&ice->reg_lock);
533 return result;
534}
535
6ca308d4 536static int snd_ice1712_capture_trigger(struct snd_pcm_substream *substream,
1da177e4
LT		 537 int cmd)
538{
6ca308d4 539 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
1da177e4
LT		 540 int result = 0;
541 u8 tmp;
3d8cb466 542
1da177e4
LT		 543 spin_lock(&ice->reg_lock);
544 tmp = snd_ice1712_read(ice, ICE1712_IREG_CAP_CTRL);
545 if (cmd == SNDRV_PCM_TRIGGER_START) {
546 tmp |= 1;
547 } else if (cmd == SNDRV_PCM_TRIGGER_STOP) {
548 tmp &= ~1;
549 } else {
550 result = -EINVAL;
551 }
552 snd_ice1712_write(ice, ICE1712_IREG_CAP_CTRL, tmp);
553 spin_unlock(&ice->reg_lock);
554 return result;
555}
556
6ca308d4 557static int snd_ice1712_playback_prepare(struct snd_pcm_substream *substream)
1da177e4 558{
6ca308d4
TI		 559 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
560 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 561 u32 period_size, buf_size, rate, tmp;
562
563 period_size = (snd_pcm_lib_period_bytes(substream) >> 2) - 1;
564 buf_size = snd_pcm_lib_buffer_bytes(substream) - 1;
565 tmp = 0x0000;
566 if (snd_pcm_format_width(runtime->format) == 16)
567 tmp |= 0x10;
568 if (runtime->channels == 2)
569 tmp |= 0x08;
570 rate = (runtime->rate * 8192) / 375;
571 if (rate > 0x000fffff)
572 rate = 0x000fffff;
573 spin_lock_irq(&ice->reg_lock);
574 outb(0, ice->ddma_port + 15);
575 outb(ICE1712_DMA_MODE_WRITE | ICE1712_DMA_AUTOINIT, ice->ddma_port + 0x0b);
576 outl(runtime->dma_addr, ice->ddma_port + 0);
577 outw(buf_size, ice->ddma_port + 4);
578 snd_ice1712_write(ice, ICE1712_IREG_PBK_RATE_LO, rate & 0xff);
579 snd_ice1712_write(ice, ICE1712_IREG_PBK_RATE_MID, (rate >> 8) & 0xff);
580 snd_ice1712_write(ice, ICE1712_IREG_PBK_RATE_HI, (rate >> 16) & 0xff);
581 snd_ice1712_write(ice, ICE1712_IREG_PBK_CTRL, tmp);
582 snd_ice1712_write(ice, ICE1712_IREG_PBK_COUNT_LO, period_size & 0xff);
583 snd_ice1712_write(ice, ICE1712_IREG_PBK_COUNT_HI, period_size >> 8);
584 snd_ice1712_write(ice, ICE1712_IREG_PBK_LEFT, 0);
585 snd_ice1712_write(ice, ICE1712_IREG_PBK_RIGHT, 0);
586 spin_unlock_irq(&ice->reg_lock);
587 return 0;
588}
589
6ca308d4 590static int snd_ice1712_playback_ds_prepare(struct snd_pcm_substream *substream)
1da177e4 591{
6ca308d4
TI		 592 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
593 struct snd_pcm_runtime *runtime = substream->runtime;
b393df01 594 u32 period_size, rate, tmp, chn;
1da177e4
LT		 595
596 period_size = snd_pcm_lib_period_bytes(substream) - 1;
1da177e4
LT		 597 tmp = 0x0064;
598 if (snd_pcm_format_width(runtime->format) == 16)
599 tmp &= ~0x04;
600 if (runtime->channels == 2)
601 tmp |= 0x08;
602 rate = (runtime->rate * 8192) / 375;
603 if (rate > 0x000fffff)
604 rate = 0x000fffff;
605 ice->playback_con_active_buf[substream->number] = 0;
606 ice->playback_con_virt_addr[substream->number] = runtime->dma_addr;
607 chn = substream->number * 2;
608 spin_lock_irq(&ice->reg_lock);
609 snd_ice1712_ds_write(ice, chn, ICE1712_DSC_ADDR0, runtime->dma_addr);
610 snd_ice1712_ds_write(ice, chn, ICE1712_DSC_COUNT0, period_size);
611 snd_ice1712_ds_write(ice, chn, ICE1712_DSC_ADDR1, runtime->dma_addr + (runtime->periods > 1 ? period_size + 1 : 0));
612 snd_ice1712_ds_write(ice, chn, ICE1712_DSC_COUNT1, period_size);
613 snd_ice1712_ds_write(ice, chn, ICE1712_DSC_RATE, rate);
614 snd_ice1712_ds_write(ice, chn, ICE1712_DSC_VOLUME, 0);
615 snd_ice1712_ds_write(ice, chn, ICE1712_DSC_CONTROL, tmp);
616 if (runtime->channels == 2) {
617 snd_ice1712_ds_write(ice, chn + 1, ICE1712_DSC_RATE, rate);
618 snd_ice1712_ds_write(ice, chn + 1, ICE1712_DSC_VOLUME, 0);
619 }
620 spin_unlock_irq(&ice->reg_lock);
621 return 0;
622}
623
6ca308d4 624static int snd_ice1712_capture_prepare(struct snd_pcm_substream *substream)
1da177e4 625{
6ca308d4
TI		 626 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
627 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 628 u32 period_size, buf_size;
629 u8 tmp;
630
631 period_size = (snd_pcm_lib_period_bytes(substream) >> 2) - 1;
632 buf_size = snd_pcm_lib_buffer_bytes(substream) - 1;
633 tmp = 0x06;
634 if (snd_pcm_format_width(runtime->format) == 16)
635 tmp &= ~0x04;
636 if (runtime->channels == 2)
637 tmp &= ~0x02;
638 spin_lock_irq(&ice->reg_lock);
639 outl(ice->capture_con_virt_addr = runtime->dma_addr, ICEREG(ice, CONCAP_ADDR));
640 outw(buf_size, ICEREG(ice, CONCAP_COUNT));
641 snd_ice1712_write(ice, ICE1712_IREG_CAP_COUNT_HI, period_size >> 8);
642 snd_ice1712_write(ice, ICE1712_IREG_CAP_COUNT_LO, period_size & 0xff);
643 snd_ice1712_write(ice, ICE1712_IREG_CAP_CTRL, tmp);
644 spin_unlock_irq(&ice->reg_lock);
645 snd_ac97_set_rate(ice->ac97, AC97_PCM_LR_ADC_RATE, runtime->rate);
646 return 0;
647}
648
6ca308d4 649static snd_pcm_uframes_t snd_ice1712_playback_pointer(struct snd_pcm_substream *substream)
1da177e4 650{
6ca308d4
TI		 651 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
652 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 653 size_t ptr;
654
655 if (!(snd_ice1712_read(ice, ICE1712_IREG_PBK_CTRL) & 1))
656 return 0;
657 ptr = runtime->buffer_size - inw(ice->ddma_port + 4);
4f8e9400 658 ptr = bytes_to_frames(substream->runtime, ptr);
1da177e4
LT		 659 if (ptr == runtime->buffer_size)
660 ptr = 0;
4f8e9400 661 return ptr;
1da177e4
LT		 662}
663
6ca308d4 664static snd_pcm_uframes_t snd_ice1712_playback_ds_pointer(struct snd_pcm_substream *substream)
1da177e4 665{
6ca308d4 666 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
1da177e4
LT		 667 u8 addr;
668 size_t ptr;
669
670 if (!(snd_ice1712_ds_read(ice, substream->number * 2, ICE1712_DSC_CONTROL) & 1))
671 return 0;
672 if (ice->playback_con_active_buf[substream->number])
673 addr = ICE1712_DSC_ADDR1;
674 else
675 addr = ICE1712_DSC_ADDR0;
676 ptr = snd_ice1712_ds_read(ice, substream->number * 2, addr) -
677 ice->playback_con_virt_addr[substream->number];
4f8e9400 678 ptr = bytes_to_frames(substream->runtime, ptr);
1da177e4
LT		 679 if (ptr == substream->runtime->buffer_size)
680 ptr = 0;
4f8e9400 681 return ptr;
1da177e4
LT		 682}
683
6ca308d4 684static snd_pcm_uframes_t snd_ice1712_capture_pointer(struct snd_pcm_substream *substream)
1da177e4 685{
6ca308d4 686 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
1da177e4
LT		 687 size_t ptr;
688
689 if (!(snd_ice1712_read(ice, ICE1712_IREG_CAP_CTRL) & 1))
690 return 0;
691 ptr = inl(ICEREG(ice, CONCAP_ADDR)) - ice->capture_con_virt_addr;
4f8e9400 692 ptr = bytes_to_frames(substream->runtime, ptr);
1da177e4
LT		 693 if (ptr == substream->runtime->buffer_size)
694 ptr = 0;
4f8e9400 695 return ptr;
1da177e4
LT		 696}
697
3d8cb466 698static const struct snd_pcm_hardware snd_ice1712_playback = {
1da177e4
LT		 699 .info = (SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_INTERLEAVED |
700 SNDRV_PCM_INFO_BLOCK_TRANSFER |
701 SNDRV_PCM_INFO_MMAP_VALID |
702 SNDRV_PCM_INFO_PAUSE),
703 .formats = SNDRV_PCM_FMTBIT_U8 | SNDRV_PCM_FMTBIT_S16_LE,
704 .rates = SNDRV_PCM_RATE_CONTINUOUS | SNDRV_PCM_RATE_8000_48000,
705 .rate_min = 4000,
706 .rate_max = 48000,
707 .channels_min = 1,
708 .channels_max = 2,
709 .buffer_bytes_max = (64*1024),
710 .period_bytes_min = 64,
711 .period_bytes_max = (64*1024),
712 .periods_min = 1,
713 .periods_max = 1024,
714 .fifo_size = 0,
715};
716
3d8cb466 717static const struct snd_pcm_hardware snd_ice1712_playback_ds = {
1da177e4
LT		 718 .info = (SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_INTERLEAVED |
719 SNDRV_PCM_INFO_BLOCK_TRANSFER |
720 SNDRV_PCM_INFO_MMAP_VALID |
721 SNDRV_PCM_INFO_PAUSE),
722 .formats = SNDRV_PCM_FMTBIT_U8 | SNDRV_PCM_FMTBIT_S16_LE,
723 .rates = SNDRV_PCM_RATE_CONTINUOUS | SNDRV_PCM_RATE_8000_48000,
724 .rate_min = 4000,
725 .rate_max = 48000,
726 .channels_min = 1,
727 .channels_max = 2,
728 .buffer_bytes_max = (128*1024),
729 .period_bytes_min = 64,
730 .period_bytes_max = (128*1024),
731 .periods_min = 2,
732 .periods_max = 2,
733 .fifo_size = 0,
734};
735
3d8cb466 736static const struct snd_pcm_hardware snd_ice1712_capture = {
1da177e4
LT		 737 .info = (SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_INTERLEAVED |
738 SNDRV_PCM_INFO_BLOCK_TRANSFER |
739 SNDRV_PCM_INFO_MMAP_VALID),
740 .formats = SNDRV_PCM_FMTBIT_U8 | SNDRV_PCM_FMTBIT_S16_LE,
741 .rates = SNDRV_PCM_RATE_CONTINUOUS | SNDRV_PCM_RATE_8000_48000,
742 .rate_min = 4000,
743 .rate_max = 48000,
744 .channels_min = 1,
745 .channels_max = 2,
746 .buffer_bytes_max = (64*1024),
747 .period_bytes_min = 64,
748 .period_bytes_max = (64*1024),
749 .periods_min = 1,
750 .periods_max = 1024,
751 .fifo_size = 0,
752};
753
6ca308d4 754static int snd_ice1712_playback_open(struct snd_pcm_substream *substream)
1da177e4 755{
6ca308d4
TI		 756 struct snd_pcm_runtime *runtime = substream->runtime;
757 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
1da177e4
LT		 758
759 ice->playback_con_substream = substream;
760 runtime->hw = snd_ice1712_playback;
761 return 0;
762}
763
6ca308d4 764static int snd_ice1712_playback_ds_open(struct snd_pcm_substream *substream)
1da177e4 765{
6ca308d4
TI		 766 struct snd_pcm_runtime *runtime = substream->runtime;
767 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
1da177e4
LT		 768 u32 tmp;
769
770 ice->playback_con_substream_ds[substream->number] = substream;
771 runtime->hw = snd_ice1712_playback_ds;
3d8cb466 772 spin_lock_irq(&ice->reg_lock);
1da177e4
LT		 773 tmp = inw(ICEDS(ice, INTMASK)) & ~(1 << (substream->number * 2));
774 outw(tmp, ICEDS(ice, INTMASK));
775 spin_unlock_irq(&ice->reg_lock);
776 return 0;
777}
778
6ca308d4 779static int snd_ice1712_capture_open(struct snd_pcm_substream *substream)
1da177e4 780{
6ca308d4
TI		 781 struct snd_pcm_runtime *runtime = substream->runtime;
782 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
1da177e4
LT		 783
784 ice->capture_con_substream = substream;
785 runtime->hw = snd_ice1712_capture;
786 runtime->hw.rates = ice->ac97->rates[AC97_RATES_ADC];
787 if (!(runtime->hw.rates & SNDRV_PCM_RATE_8000))
788 runtime->hw.rate_min = 48000;
789 return 0;
790}
791
6ca308d4 792static int snd_ice1712_playback_close(struct snd_pcm_substream *substream)
1da177e4 793{
6ca308d4 794 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
1da177e4
LT		 795
796 ice->playback_con_substream = NULL;
797 return 0;
798}
799
6ca308d4 800static int snd_ice1712_playback_ds_close(struct snd_pcm_substream *substream)
1da177e4 801{
6ca308d4 802 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
1da177e4
LT		 803 u32 tmp;
804
3d8cb466 805 spin_lock_irq(&ice->reg_lock);
1da177e4
LT		 806 tmp = inw(ICEDS(ice, INTMASK)) | (3 << (substream->number * 2));
807 outw(tmp, ICEDS(ice, INTMASK));
808 spin_unlock_irq(&ice->reg_lock);
809 ice->playback_con_substream_ds[substream->number] = NULL;
810 return 0;
811}
812
6ca308d4 813static int snd_ice1712_capture_close(struct snd_pcm_substream *substream)
1da177e4 814{
6ca308d4 815 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
1da177e4
LT		 816
817 ice->capture_con_substream = NULL;
818 return 0;
819}
820
6769e988 821static const struct snd_pcm_ops snd_ice1712_playback_ops = {
1da177e4
LT		 822 .open = snd_ice1712_playback_open,
823 .close = snd_ice1712_playback_close,
1da177e4
LT		 824 .prepare = snd_ice1712_playback_prepare,
825 .trigger = snd_ice1712_playback_trigger,
826 .pointer = snd_ice1712_playback_pointer,
827};
828
6769e988 829static const struct snd_pcm_ops snd_ice1712_playback_ds_ops = {
1da177e4
LT		 830 .open = snd_ice1712_playback_ds_open,
831 .close = snd_ice1712_playback_ds_close,
1da177e4
LT		 832 .prepare = snd_ice1712_playback_ds_prepare,
833 .trigger = snd_ice1712_playback_ds_trigger,
834 .pointer = snd_ice1712_playback_ds_pointer,
835};
836
6769e988 837static const struct snd_pcm_ops snd_ice1712_capture_ops = {
1da177e4
LT		 838 .open = snd_ice1712_capture_open,
839 .close = snd_ice1712_capture_close,
1da177e4
LT		 840 .prepare = snd_ice1712_capture_prepare,
841 .trigger = snd_ice1712_capture_trigger,
842 .pointer = snd_ice1712_capture_pointer,
843};
844
08a4c10b 845static int snd_ice1712_pcm(struct snd_ice1712 *ice, int device)
1da177e4 846{
6ca308d4 847 struct snd_pcm *pcm;
1da177e4
LT		 848 int err;
849
1da177e4
LT		 850 err = snd_pcm_new(ice->card, "ICE1712 consumer", device, 1, 1, &pcm);
851 if (err < 0)
852 return err;
853
854 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK, &snd_ice1712_playback_ops);
855 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE, &snd_ice1712_capture_ops);
856
857 pcm->private_data = ice;
1da177e4
LT		 858 pcm->info_flags = 0;
859 strcpy(pcm->name, "ICE1712 consumer");
860 ice->pcm = pcm;
861
60b8918b
TI		 862 snd_pcm_set_managed_buffer_all(pcm, SNDRV_DMA_TYPE_DEV,
863 &ice->pci->dev, 64*1024, 64*1024);
1da177e4 864
6dfb5aff
TI		 865 dev_warn(ice->card->dev,
866 "Consumer PCM code does not work well at the moment --jk\n");
1da177e4
LT		 867
868 return 0;
869}
870
08a4c10b 871static int snd_ice1712_pcm_ds(struct snd_ice1712 *ice, int device)
1da177e4 872{
6ca308d4 873 struct snd_pcm *pcm;
1da177e4
LT		 874 int err;
875
1da177e4
LT		 876 err = snd_pcm_new(ice->card, "ICE1712 consumer (DS)", device, 6, 0, &pcm);
877 if (err < 0)
878 return err;
879
880 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK, &snd_ice1712_playback_ds_ops);
881
882 pcm->private_data = ice;
1da177e4
LT		 883 pcm->info_flags = 0;
884 strcpy(pcm->name, "ICE1712 consumer (DS)");
885 ice->pcm_ds = pcm;
886
60b8918b
TI		 887 snd_pcm_set_managed_buffer_all(pcm, SNDRV_DMA_TYPE_DEV,
888 &ice->pci->dev, 64*1024, 128*1024);
1da177e4 889
1da177e4
LT		 890 return 0;
891}
892
893/*
894 * PCM code - professional part (multitrack)
895 */
896
5cf30ddf 897static const unsigned int rates[] = { 8000, 9600, 11025, 12000, 16000, 22050, 24000,
1da177e4
LT		 898 32000, 44100, 48000, 64000, 88200, 96000 };
899
5cf30ddf 900static const struct snd_pcm_hw_constraint_list hw_constraints_rates = {
1da177e4
LT		 901 .count = ARRAY_SIZE(rates),
902 .list = rates,
903 .mask = 0,
904};
905
6ca308d4 906static int snd_ice1712_pro_trigger(struct snd_pcm_substream *substream,
1da177e4
LT		 907 int cmd)
908{
6ca308d4 909 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
1da177e4
LT		 910 switch (cmd) {
911 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
912 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
913 {
914 unsigned int what;
915 unsigned int old;
916 if (substream->stream != SNDRV_PCM_STREAM_PLAYBACK)
917 return -EINVAL;
918 what = ICE1712_PLAYBACK_PAUSE;
919 snd_pcm_trigger_done(substream, substream);
920 spin_lock(&ice->reg_lock);
921 old = inl(ICEMT(ice, PLAYBACK_CONTROL));
922 if (cmd == SNDRV_PCM_TRIGGER_PAUSE_PUSH)
923 old |= what;
924 else
925 old &= ~what;
926 outl(old, ICEMT(ice, PLAYBACK_CONTROL));
927 spin_unlock(&ice->reg_lock);
928 break;
929 }
930 case SNDRV_PCM_TRIGGER_START:
931 case SNDRV_PCM_TRIGGER_STOP:
932 {
933 unsigned int what = 0;
934 unsigned int old;
6ca308d4 935 struct snd_pcm_substream *s;
1da177e4 936
ef991b95 937 snd_pcm_group_for_each_entry(s, substream) {
1da177e4
LT		 938 if (s == ice->playback_pro_substream) {
939 what |= ICE1712_PLAYBACK_START;
940 snd_pcm_trigger_done(s, substream);
941 } else if (s == ice->capture_pro_substream) {
942 what |= ICE1712_CAPTURE_START_SHADOW;
943 snd_pcm_trigger_done(s, substream);
944 }
945 }
946 spin_lock(&ice->reg_lock);
947 old = inl(ICEMT(ice, PLAYBACK_CONTROL));
948 if (cmd == SNDRV_PCM_TRIGGER_START)
949 old |= what;
950 else
951 old &= ~what;
952 outl(old, ICEMT(ice, PLAYBACK_CONTROL));
953 spin_unlock(&ice->reg_lock);
954 break;
955 }
956 default:
957 return -EINVAL;
958 }
959 return 0;
960}
961
962/*
963 */
6ca308d4 964static void snd_ice1712_set_pro_rate(struct snd_ice1712 *ice, unsigned int rate, int force)
1da177e4
LT		 965{
966 unsigned long flags;
967 unsigned char val, old;
968 unsigned int i;
969
970 switch (rate) {
971 case 8000: val = 6; break;
972 case 9600: val = 3; break;
973 case 11025: val = 10; break;
974 case 12000: val = 2; break;
975 case 16000: val = 5; break;
976 case 22050: val = 9; break;
977 case 24000: val = 1; break;
978 case 32000: val = 4; break;
979 case 44100: val = 8; break;
980 case 48000: val = 0; break;
981 case 64000: val = 15; break;
982 case 88200: val = 11; break;
983 case 96000: val = 7; break;
984 default:
985 snd_BUG();
986 val = 0;
987 rate = 48000;
988 break;
989 }
990
991 spin_lock_irqsave(&ice->reg_lock, flags);
992 if (inb(ICEMT(ice, PLAYBACK_CONTROL)) & (ICE1712_CAPTURE_START_SHADOW|
993 ICE1712_PLAYBACK_PAUSE|
994 ICE1712_PLAYBACK_START)) {
3d8cb466 995__out:
1da177e4
LT		 996 spin_unlock_irqrestore(&ice->reg_lock, flags);
997 return;
998 }
999 if (!force && is_pro_rate_locked(ice))
1000 goto __out;
1001
3d8cb466 1002 old = inb(ICEMT(ice, RATE));
1da177e4
LT		 1003 if (!force && old == val)
1004 goto __out;
6ea0cae7
OZ		 1005
1006 ice->cur_rate = rate;
1da177e4
LT		 1007 outb(val, ICEMT(ice, RATE));
1008 spin_unlock_irqrestore(&ice->reg_lock, flags);
1009
1010 if (ice->gpio.set_pro_rate)
1011 ice->gpio.set_pro_rate(ice, rate);
1012 for (i = 0; i < ice->akm_codecs; i++) {
1013 if (ice->akm[i].ops.set_rate_val)
1014 ice->akm[i].ops.set_rate_val(&ice->akm[i], rate);
1015 }
1016 if (ice->spdif.ops.setup_rate)
1017 ice->spdif.ops.setup_rate(ice, rate);
1018}
1019
6ca308d4 1020static int snd_ice1712_playback_pro_prepare(struct snd_pcm_substream *substream)
1da177e4 1021{
6ca308d4 1022 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
1da177e4
LT		 1023
1024 ice->playback_pro_size = snd_pcm_lib_buffer_bytes(substream);
1025 spin_lock_irq(&ice->reg_lock);
1026 outl(substream->runtime->dma_addr, ICEMT(ice, PLAYBACK_ADDR));
1027 outw((ice->playback_pro_size >> 2) - 1, ICEMT(ice, PLAYBACK_SIZE));
1028 outw((snd_pcm_lib_period_bytes(substream) >> 2) - 1, ICEMT(ice, PLAYBACK_COUNT));
1029 spin_unlock_irq(&ice->reg_lock);
1030
1031 return 0;
1032}
1033
6ca308d4
TI		 1034static int snd_ice1712_playback_pro_hw_params(struct snd_pcm_substream *substream,
1035 struct snd_pcm_hw_params *hw_params)
1da177e4 1036{
6ca308d4 1037 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
1da177e4
LT		 1038
1039 snd_ice1712_set_pro_rate(ice, params_rate(hw_params), 0);
60b8918b 1040 return 0;
1da177e4
LT		 1041}
1042
6ca308d4 1043static int snd_ice1712_capture_pro_prepare(struct snd_pcm_substream *substream)
1da177e4 1044{
6ca308d4 1045 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
1da177e4
LT		 1046
1047 ice->capture_pro_size = snd_pcm_lib_buffer_bytes(substream);
1048 spin_lock_irq(&ice->reg_lock);
1049 outl(substream->runtime->dma_addr, ICEMT(ice, CAPTURE_ADDR));
1050 outw((ice->capture_pro_size >> 2) - 1, ICEMT(ice, CAPTURE_SIZE));
1051 outw((snd_pcm_lib_period_bytes(substream) >> 2) - 1, ICEMT(ice, CAPTURE_COUNT));
1052 spin_unlock_irq(&ice->reg_lock);
1053 return 0;
1054}
1055
6ca308d4
TI		 1056static int snd_ice1712_capture_pro_hw_params(struct snd_pcm_substream *substream,
1057 struct snd_pcm_hw_params *hw_params)
1da177e4 1058{
6ca308d4 1059 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
1da177e4
LT		 1060
1061 snd_ice1712_set_pro_rate(ice, params_rate(hw_params), 0);
60b8918b 1062 return 0;
1da177e4
LT		 1063}
1064
6ca308d4 1065static snd_pcm_uframes_t snd_ice1712_playback_pro_pointer(struct snd_pcm_substream *substream)
1da177e4 1066{
6ca308d4 1067 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
1da177e4
LT		 1068 size_t ptr;
1069
1070 if (!(inl(ICEMT(ice, PLAYBACK_CONTROL)) & ICE1712_PLAYBACK_START))
1071 return 0;
1072 ptr = ice->playback_pro_size - (inw(ICEMT(ice, PLAYBACK_SIZE)) << 2);
4f8e9400 1073 ptr = bytes_to_frames(substream->runtime, ptr);
1da177e4
LT		 1074 if (ptr == substream->runtime->buffer_size)
1075 ptr = 0;
4f8e9400 1076 return ptr;
1da177e4
LT		 1077}
1078
6ca308d4 1079static snd_pcm_uframes_t snd_ice1712_capture_pro_pointer(struct snd_pcm_substream *substream)
1da177e4 1080{
6ca308d4 1081 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
1da177e4
LT		 1082 size_t ptr;
1083
1084 if (!(inl(ICEMT(ice, PLAYBACK_CONTROL)) & ICE1712_CAPTURE_START_SHADOW))
1085 return 0;
1086 ptr = ice->capture_pro_size - (inw(ICEMT(ice, CAPTURE_SIZE)) << 2);
4f8e9400 1087 ptr = bytes_to_frames(substream->runtime, ptr);
1da177e4
LT		 1088 if (ptr == substream->runtime->buffer_size)
1089 ptr = 0;
4f8e9400 1090 return ptr;
1da177e4
LT		 1091}
1092
3d8cb466 1093static const struct snd_pcm_hardware snd_ice1712_playback_pro = {
1da177e4
LT		 1094 .info = (SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_INTERLEAVED |
1095 SNDRV_PCM_INFO_BLOCK_TRANSFER |
1096 SNDRV_PCM_INFO_MMAP_VALID |
1097 SNDRV_PCM_INFO_PAUSE | SNDRV_PCM_INFO_SYNC_START),
1098 .formats = SNDRV_PCM_FMTBIT_S32_LE,
1099 .rates = SNDRV_PCM_RATE_KNOT | SNDRV_PCM_RATE_8000_96000,
1100 .rate_min = 4000,
1101 .rate_max = 96000,
1102 .channels_min = 10,
1103 .channels_max = 10,
1104 .buffer_bytes_max = (256*1024),
1105 .period_bytes_min = 10 * 4 * 2,
1106 .period_bytes_max = 131040,
1107 .periods_min = 1,
1108 .periods_max = 1024,
1109 .fifo_size = 0,
1110};
1111
3d8cb466 1112static const struct snd_pcm_hardware snd_ice1712_capture_pro = {
1da177e4
LT		 1113 .info = (SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_INTERLEAVED |
1114 SNDRV_PCM_INFO_BLOCK_TRANSFER |
1115 SNDRV_PCM_INFO_MMAP_VALID |
1116 SNDRV_PCM_INFO_PAUSE | SNDRV_PCM_INFO_SYNC_START),
1117 .formats = SNDRV_PCM_FMTBIT_S32_LE,
1118 .rates = SNDRV_PCM_RATE_KNOT | SNDRV_PCM_RATE_8000_96000,
1119 .rate_min = 4000,
1120 .rate_max = 96000,
1121 .channels_min = 12,
1122 .channels_max = 12,
1123 .buffer_bytes_max = (256*1024),
1124 .period_bytes_min = 12 * 4 * 2,
1125 .period_bytes_max = 131040,
1126 .periods_min = 1,
1127 .periods_max = 1024,
1128 .fifo_size = 0,
1129};
1130
6ca308d4 1131static int snd_ice1712_playback_pro_open(struct snd_pcm_substream *substream)
1da177e4 1132{
6ca308d4
TI		 1133 struct snd_pcm_runtime *runtime = substream->runtime;
1134 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
1da177e4
LT		 1135
1136 ice->playback_pro_substream = substream;
1137 runtime->hw = snd_ice1712_playback_pro;
1138 snd_pcm_set_sync(substream);
1139 snd_pcm_hw_constraint_msbits(runtime, 0, 32, 24);
1140 snd_pcm_hw_constraint_list(runtime, 0, SNDRV_PCM_HW_PARAM_RATE, &hw_constraints_rates);
350a5147
SA		 1141 if (is_pro_rate_locked(ice)) {
1142 runtime->hw.rate_min = PRO_RATE_DEFAULT;
1143 runtime->hw.rate_max = PRO_RATE_DEFAULT;
1144 }
1da177e4
LT		 1145
1146 if (ice->spdif.ops.open)
1147 ice->spdif.ops.open(ice, substream);
1148
1149 return 0;
1150}
1151
6ca308d4 1152static int snd_ice1712_capture_pro_open(struct snd_pcm_substream *substream)
1da177e4 1153{
6ca308d4
TI		 1154 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
1155 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 1156
1157 ice->capture_pro_substream = substream;
1158 runtime->hw = snd_ice1712_capture_pro;
1159 snd_pcm_set_sync(substream);
1160 snd_pcm_hw_constraint_msbits(runtime, 0, 32, 24);
1161 snd_pcm_hw_constraint_list(runtime, 0, SNDRV_PCM_HW_PARAM_RATE, &hw_constraints_rates);
350a5147
SA		 1162 if (is_pro_rate_locked(ice)) {
1163 runtime->hw.rate_min = PRO_RATE_DEFAULT;
1164 runtime->hw.rate_max = PRO_RATE_DEFAULT;
1165 }
1166
1da177e4
LT		 1167 return 0;
1168}
1169
6ca308d4 1170static int snd_ice1712_playback_pro_close(struct snd_pcm_substream *substream)
1da177e4 1171{
6ca308d4 1172 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
1da177e4
LT		 1173
1174 if (PRO_RATE_RESET)
1175 snd_ice1712_set_pro_rate(ice, PRO_RATE_DEFAULT, 0);
1176 ice->playback_pro_substream = NULL;
1177 if (ice->spdif.ops.close)
1178 ice->spdif.ops.close(ice, substream);
1179
1180 return 0;
1181}
1182
6ca308d4 1183static int snd_ice1712_capture_pro_close(struct snd_pcm_substream *substream)
1da177e4 1184{
6ca308d4 1185 struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
1da177e4
LT		 1186
1187 if (PRO_RATE_RESET)
1188 snd_ice1712_set_pro_rate(ice, PRO_RATE_DEFAULT, 0);
1189 ice->capture_pro_substream = NULL;
1190 return 0;
1191}
1192
6769e988 1193static const struct snd_pcm_ops snd_ice1712_playback_pro_ops = {
1da177e4
LT		 1194 .open = snd_ice1712_playback_pro_open,
1195 .close = snd_ice1712_playback_pro_close,
1da177e4 1196 .hw_params = snd_ice1712_playback_pro_hw_params,
1da177e4
LT		 1197 .prepare = snd_ice1712_playback_pro_prepare,
1198 .trigger = snd_ice1712_pro_trigger,
1199 .pointer = snd_ice1712_playback_pro_pointer,
1200};
1201
6769e988 1202static const struct snd_pcm_ops snd_ice1712_capture_pro_ops = {
1da177e4
LT		 1203 .open = snd_ice1712_capture_pro_open,
1204 .close = snd_ice1712_capture_pro_close,
1da177e4 1205 .hw_params = snd_ice1712_capture_pro_hw_params,
1da177e4
LT		 1206 .prepare = snd_ice1712_capture_pro_prepare,
1207 .trigger = snd_ice1712_pro_trigger,
1208 .pointer = snd_ice1712_capture_pro_pointer,
1209};
1210
08a4c10b 1211static int snd_ice1712_pcm_profi(struct snd_ice1712 *ice, int device)
1da177e4 1212{
6ca308d4 1213 struct snd_pcm *pcm;
1da177e4
LT		 1214 int err;
1215
1da177e4
LT		 1216 err = snd_pcm_new(ice->card, "ICE1712 multi", device, 1, 1, &pcm);
1217 if (err < 0)
1218 return err;
1219
1220 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK, &snd_ice1712_playback_pro_ops);
1221 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE, &snd_ice1712_capture_pro_ops);
1222
1223 pcm->private_data = ice;
1da177e4
LT		 1224 pcm->info_flags = 0;
1225 strcpy(pcm->name, "ICE1712 multi");
1226
60b8918b
TI		 1227 snd_pcm_set_managed_buffer_all(pcm, SNDRV_DMA_TYPE_DEV,
1228 &ice->pci->dev, 256*1024, 256*1024);
1da177e4
LT		 1229
1230 ice->pcm_pro = pcm;
3d8cb466 1231
1da177e4
LT		 1232 if (ice->cs8427) {
1233 /* assign channels to iec958 */
1234 err = snd_cs8427_iec958_build(ice->cs8427,
1235 pcm->streams[0].substream,
1236 pcm->streams[1].substream);
1237 if (err < 0)
1238 return err;
1239 }
1240
387417b5 1241 return snd_ice1712_build_pro_mixer(ice);
1da177e4
LT		 1242}
1243
1244/*
1245 * Mixer section
1246 */
1247
6ca308d4 1248static void snd_ice1712_update_volume(struct snd_ice1712 *ice, int index)
1da177e4
LT		 1249{
1250 unsigned int vol = ice->pro_volumes[index];
1251 unsigned short val = 0;
1252
1253 val |= (vol & 0x8000) == 0 ? (96 - (vol & 0x7f)) : 0x7f;
1254 val |= ((vol & 0x80000000) == 0 ? (96 - ((vol >> 16) & 0x7f)) : 0x7f) << 8;
1255 outb(index, ICEMT(ice, MONITOR_INDEX));
1256 outw(val, ICEMT(ice, MONITOR_VOLUME));
1257}
1258
a5ce8890 1259#define snd_ice1712_pro_mixer_switch_info snd_ctl_boolean_stereo_info
1da177e4 1260
6ca308d4 1261static int snd_ice1712_pro_mixer_switch_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 1262{
6ca308d4 1263 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
c3daa92d
HH		 1264 int priv_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id) +
1265 kcontrol->private_value;
3d8cb466 1266
1da177e4 1267 spin_lock_irq(&ice->reg_lock);
c3daa92d
HH		 1268 ucontrol->value.integer.value[0] =
1269 !((ice->pro_volumes[priv_idx] >> 15) & 1);
1270 ucontrol->value.integer.value[1] =
1271 !((ice->pro_volumes[priv_idx] >> 31) & 1);
1da177e4
LT		 1272 spin_unlock_irq(&ice->reg_lock);
1273 return 0;
1274}
1275
6ca308d4 1276static int snd_ice1712_pro_mixer_switch_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 1277{
6ca308d4 1278 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
c3daa92d
HH		 1279 int priv_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id) +
1280 kcontrol->private_value;
1da177e4
LT		 1281 unsigned int nval, change;
1282
1283 nval = (ucontrol->value.integer.value[0] ? 0 : 0x00008000) |
1284 (ucontrol->value.integer.value[1] ? 0 : 0x80000000);
1285 spin_lock_irq(&ice->reg_lock);
c3daa92d
HH		 1286 nval |= ice->pro_volumes[priv_idx] & ~0x80008000;
1287 change = nval != ice->pro_volumes[priv_idx];
1288 ice->pro_volumes[priv_idx] = nval;
1289 snd_ice1712_update_volume(ice, priv_idx);
1da177e4
LT		 1290 spin_unlock_irq(&ice->reg_lock);
1291 return change;
1292}
1293
6ca308d4 1294static int snd_ice1712_pro_mixer_volume_info(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
1da177e4
LT		 1295{
1296 uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER;
1297 uinfo->count = 2;
1298 uinfo->value.integer.min = 0;
1299 uinfo->value.integer.max = 96;
1300 return 0;
1301}
1302
6ca308d4 1303static int snd_ice1712_pro_mixer_volume_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 1304{
6ca308d4 1305 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
c3daa92d
HH		 1306 int priv_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id) +
1307 kcontrol->private_value;
3d8cb466 1308
1da177e4 1309 spin_lock_irq(&ice->reg_lock);
c3daa92d
HH		 1310 ucontrol->value.integer.value[0] =
1311 (ice->pro_volumes[priv_idx] >> 0) & 127;
1312 ucontrol->value.integer.value[1] =
1313 (ice->pro_volumes[priv_idx] >> 16) & 127;
1da177e4
LT		 1314 spin_unlock_irq(&ice->reg_lock);
1315 return 0;
1316}
1317
6ca308d4 1318static int snd_ice1712_pro_mixer_volume_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 1319{
6ca308d4 1320 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
c3daa92d
HH		 1321 int priv_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id) +
1322 kcontrol->private_value;
1da177e4
LT		 1323 unsigned int nval, change;
1324
1325 nval = (ucontrol->value.integer.value[0] & 127) |
1326 ((ucontrol->value.integer.value[1] & 127) << 16);
1327 spin_lock_irq(&ice->reg_lock);
c3daa92d
HH		 1328 nval |= ice->pro_volumes[priv_idx] & ~0x007f007f;
1329 change = nval != ice->pro_volumes[priv_idx];
1330 ice->pro_volumes[priv_idx] = nval;
1331 snd_ice1712_update_volume(ice, priv_idx);
1da177e4
LT		 1332 spin_unlock_irq(&ice->reg_lock);
1333 return change;
1334}
1335
0cb29ea0 1336static const DECLARE_TLV_DB_SCALE(db_scale_playback, -14400, 150, 0);
1da177e4 1337
b4e5e707 1338static const struct snd_kcontrol_new snd_ice1712_multi_playback_ctrls[] = {
1da177e4
LT		 1339 {
1340 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
1341 .name = "Multi Playback Switch",
1342 .info = snd_ice1712_pro_mixer_switch_info,
1343 .get = snd_ice1712_pro_mixer_switch_get,
1344 .put = snd_ice1712_pro_mixer_switch_put,
1345 .private_value = 0,
1346 .count = 10,
1347 },
1348 {
1349 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
680ef792
TI		 1350 .access = (SNDRV_CTL_ELEM_ACCESS_READWRITE |
1351 SNDRV_CTL_ELEM_ACCESS_TLV_READ),
1da177e4
LT		 1352 .name = "Multi Playback Volume",
1353 .info = snd_ice1712_pro_mixer_volume_info,
1354 .get = snd_ice1712_pro_mixer_volume_get,
1355 .put = snd_ice1712_pro_mixer_volume_put,
1356 .private_value = 0,
1357 .count = 10,
680ef792 1358 .tlv = { .p = db_scale_playback }
1da177e4
LT		 1359 },
1360};
1361
6ba1ad38 1362static const struct snd_kcontrol_new snd_ice1712_multi_capture_analog_switch = {
1da177e4
LT		 1363 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
1364 .name = "H/W Multi Capture Switch",
1365 .info = snd_ice1712_pro_mixer_switch_info,
1366 .get = snd_ice1712_pro_mixer_switch_get,
1367 .put = snd_ice1712_pro_mixer_switch_put,
1368 .private_value = 10,
1369};
1370
f3b827e0 1371static const struct snd_kcontrol_new snd_ice1712_multi_capture_spdif_switch = {
1da177e4 1372 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
3d8cb466 1373 .name = SNDRV_CTL_NAME_IEC958("Multi ", CAPTURE, SWITCH),
1da177e4
LT		 1374 .info = snd_ice1712_pro_mixer_switch_info,
1375 .get = snd_ice1712_pro_mixer_switch_get,
1376 .put = snd_ice1712_pro_mixer_switch_put,
1377 .private_value = 18,
1378 .count = 2,
1379};
1380
6ba1ad38 1381static const struct snd_kcontrol_new snd_ice1712_multi_capture_analog_volume = {
1da177e4 1382 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
680ef792
TI		 1383 .access = (SNDRV_CTL_ELEM_ACCESS_READWRITE |
1384 SNDRV_CTL_ELEM_ACCESS_TLV_READ),
1da177e4
LT		 1385 .name = "H/W Multi Capture Volume",
1386 .info = snd_ice1712_pro_mixer_volume_info,
1387 .get = snd_ice1712_pro_mixer_volume_get,
1388 .put = snd_ice1712_pro_mixer_volume_put,
1389 .private_value = 10,
680ef792 1390 .tlv = { .p = db_scale_playback }
1da177e4
LT		 1391};
1392
f3b827e0 1393static const struct snd_kcontrol_new snd_ice1712_multi_capture_spdif_volume = {
1da177e4 1394 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
3d8cb466 1395 .name = SNDRV_CTL_NAME_IEC958("Multi ", CAPTURE, VOLUME),
1da177e4
LT		 1396 .info = snd_ice1712_pro_mixer_volume_info,
1397 .get = snd_ice1712_pro_mixer_volume_get,
1398 .put = snd_ice1712_pro_mixer_volume_put,
1399 .private_value = 18,
1400 .count = 2,
1401};
1402
e23e7a14 1403static int snd_ice1712_build_pro_mixer(struct snd_ice1712 *ice)
1da177e4 1404{
6ca308d4 1405 struct snd_card *card = ice->card;
1da177e4
LT		 1406 unsigned int idx;
1407 int err;
1408
1409 /* multi-channel mixer */
1410 for (idx = 0; idx < ARRAY_SIZE(snd_ice1712_multi_playback_ctrls); idx++) {
1411 err = snd_ctl_add(card, snd_ctl_new1(&snd_ice1712_multi_playback_ctrls[idx], ice));
1412 if (err < 0)
1413 return err;
1414 }
3d8cb466 1415
1da177e4 1416 if (ice->num_total_adcs > 0) {
6ca308d4 1417 struct snd_kcontrol_new tmp = snd_ice1712_multi_capture_analog_switch;
1da177e4
LT		 1418 tmp.count = ice->num_total_adcs;
1419 err = snd_ctl_add(card, snd_ctl_new1(&tmp, ice));
1420 if (err < 0)
1421 return err;
1422 }
1423
1424 err = snd_ctl_add(card, snd_ctl_new1(&snd_ice1712_multi_capture_spdif_switch, ice));
1425 if (err < 0)
1426 return err;
1427
1428 if (ice->num_total_adcs > 0) {
6ca308d4 1429 struct snd_kcontrol_new tmp = snd_ice1712_multi_capture_analog_volume;
1da177e4
LT		 1430 tmp.count = ice->num_total_adcs;
1431 err = snd_ctl_add(card, snd_ctl_new1(&tmp, ice));
1432 if (err < 0)
1433 return err;
1434 }
1435
1436 err = snd_ctl_add(card, snd_ctl_new1(&snd_ice1712_multi_capture_spdif_volume, ice));
1437 if (err < 0)
1438 return err;
1439
1440 /* initialize volumes */
1441 for (idx = 0; idx < 10; idx++) {
1442 ice->pro_volumes[idx] = 0x80008000; /* mute */
1443 snd_ice1712_update_volume(ice, idx);
1444 }
1445 for (idx = 10; idx < 10 + ice->num_total_adcs; idx++) {
1446 ice->pro_volumes[idx] = 0x80008000; /* mute */
1447 snd_ice1712_update_volume(ice, idx);
1448 }
1449 for (idx = 18; idx < 20; idx++) {
1450 ice->pro_volumes[idx] = 0x80008000; /* mute */
1451 snd_ice1712_update_volume(ice, idx);
1452 }
1453 return 0;
1454}
1455
6ca308d4 1456static void snd_ice1712_mixer_free_ac97(struct snd_ac97 *ac97)
1da177e4 1457{
6ca308d4 1458 struct snd_ice1712 *ice = ac97->private_data;
1da177e4
LT		 1459 ice->ac97 = NULL;
1460}
1461
e23e7a14 1462static int snd_ice1712_ac97_mixer(struct snd_ice1712 *ice)
1da177e4
LT		 1463{
1464 int err, bus_num = 0;
6ca308d4
TI		 1465 struct snd_ac97_template ac97;
1466 struct snd_ac97_bus *pbus;
51055da5 1467 static const struct snd_ac97_bus_ops con_ops = {
1da177e4
LT		 1468 .write = snd_ice1712_ac97_write,
1469 .read = snd_ice1712_ac97_read,
1470 };
51055da5 1471 static const struct snd_ac97_bus_ops pro_ops = {
1da177e4
LT		 1472 .write = snd_ice1712_pro_ac97_write,
1473 .read = snd_ice1712_pro_ac97_read,
1474 };
1475
1476 if (ice_has_con_ac97(ice)) {
3d8cb466
AB		 1477 err = snd_ac97_bus(ice->card, bus_num++, &con_ops, NULL, &pbus);
1478 if (err < 0)
1da177e4
LT		 1479 return err;
1480 memset(&ac97, 0, sizeof(ac97));
1481 ac97.private_data = ice;
1482 ac97.private_free = snd_ice1712_mixer_free_ac97;
3d8cb466
AB		 1483 err = snd_ac97_mixer(pbus, &ac97, &ice->ac97);
1484 if (err < 0)
6dfb5aff
TI		 1485 dev_warn(ice->card->dev,
1486 "cannot initialize ac97 for consumer, skipped\n");
1da177e4 1487 else {
387417b5
SM		 1488 return snd_ctl_add(ice->card,
1489 snd_ctl_new1(&snd_ice1712_mixer_digmix_route_ac97,
1490 ice));
1da177e4
LT		 1491 }
1492 }
1493
3d8cb466
AB		 1494 if (!(ice->eeprom.data[ICE_EEP1_ACLINK] & ICE1712_CFG_PRO_I2S)) {
1495 err = snd_ac97_bus(ice->card, bus_num, &pro_ops, NULL, &pbus);
1496 if (err < 0)
1da177e4
LT		 1497 return err;
1498 memset(&ac97, 0, sizeof(ac97));
1499 ac97.private_data = ice;
1500 ac97.private_free = snd_ice1712_mixer_free_ac97;
3d8cb466
AB		 1501 err = snd_ac97_mixer(pbus, &ac97, &ice->ac97);
1502 if (err < 0)
6dfb5aff
TI		 1503 dev_warn(ice->card->dev,
1504 "cannot initialize pro ac97, skipped\n");
1da177e4
LT		 1505 else
1506 return 0;
1507 }
1508 /* I2S mixer only */
1509 strcat(ice->card->mixername, "ICE1712 - multitrack");
1510 return 0;
1511}
1512
1513/*
1514 *
1515 */
1516
6ca308d4 1517static inline unsigned int eeprom_double(struct snd_ice1712 *ice, int idx)
1da177e4
LT		 1518{
1519 return (unsigned int)ice->eeprom.data[idx] | ((unsigned int)ice->eeprom.data[idx + 1] << 8);
1520}
1521
3d8cb466 1522static void snd_ice1712_proc_read(struct snd_info_entry *entry,
6ca308d4 1523 struct snd_info_buffer *buffer)
1da177e4 1524{
6ca308d4 1525 struct snd_ice1712 *ice = entry->private_data;
1da177e4
LT		 1526 unsigned int idx;
1527
1528 snd_iprintf(buffer, "%s\n\n", ice->card->longname);
1529 snd_iprintf(buffer, "EEPROM:\n");
1530
1531 snd_iprintf(buffer, " Subvendor : 0x%x\n", ice->eeprom.subvendor);
1532 snd_iprintf(buffer, " Size : %i bytes\n", ice->eeprom.size);
1533 snd_iprintf(buffer, " Version : %i\n", ice->eeprom.version);
1534 snd_iprintf(buffer, " Codec : 0x%x\n", ice->eeprom.data[ICE_EEP1_CODEC]);
1535 snd_iprintf(buffer, " ACLink : 0x%x\n", ice->eeprom.data[ICE_EEP1_ACLINK]);
1536 snd_iprintf(buffer, " I2S ID : 0x%x\n", ice->eeprom.data[ICE_EEP1_I2SID]);
1537 snd_iprintf(buffer, " S/PDIF : 0x%x\n", ice->eeprom.data[ICE_EEP1_SPDIF]);
1538 snd_iprintf(buffer, " GPIO mask : 0x%x\n", ice->eeprom.gpiomask);
1539 snd_iprintf(buffer, " GPIO state : 0x%x\n", ice->eeprom.gpiostate);
1540 snd_iprintf(buffer, " GPIO direction : 0x%x\n", ice->eeprom.gpiodir);
1541 snd_iprintf(buffer, " AC'97 main : 0x%x\n", eeprom_double(ice, ICE_EEP1_AC97_MAIN_LO));
1542 snd_iprintf(buffer, " AC'97 pcm : 0x%x\n", eeprom_double(ice, ICE_EEP1_AC97_PCM_LO));
1543 snd_iprintf(buffer, " AC'97 record : 0x%x\n", eeprom_double(ice, ICE_EEP1_AC97_REC_LO));
1544 snd_iprintf(buffer, " AC'97 record src : 0x%x\n", ice->eeprom.data[ICE_EEP1_AC97_RECSRC]);
1545 for (idx = 0; idx < 4; idx++)
1546 snd_iprintf(buffer, " DAC ID #%i : 0x%x\n", idx, ice->eeprom.data[ICE_EEP1_DAC_ID + idx]);
1547 for (idx = 0; idx < 4; idx++)
1548 snd_iprintf(buffer, " ADC ID #%i : 0x%x\n", idx, ice->eeprom.data[ICE_EEP1_ADC_ID + idx]);
1549 for (idx = 0x1c; idx < ice->eeprom.size; idx++)
1550 snd_iprintf(buffer, " Extra #%02i : 0x%x\n", idx, ice->eeprom.data[idx]);
1551
1552 snd_iprintf(buffer, "\nRegisters:\n");
1553 snd_iprintf(buffer, " PSDOUT03 : 0x%04x\n", (unsigned)inw(ICEMT(ice, ROUTE_PSDOUT03)));
1554 snd_iprintf(buffer, " CAPTURE : 0x%08x\n", inl(ICEMT(ice, ROUTE_CAPTURE)));
1555 snd_iprintf(buffer, " SPDOUT : 0x%04x\n", (unsigned)inw(ICEMT(ice, ROUTE_SPDOUT)));
1556 snd_iprintf(buffer, " RATE : 0x%02x\n", (unsigned)inb(ICEMT(ice, RATE)));
f7004f39 1557 snd_iprintf(buffer, " GPIO_DATA : 0x%02x\n", (unsigned)snd_ice1712_get_gpio_data(ice));
3d8cb466 1558 snd_iprintf(buffer, " GPIO_WRITE_MASK : 0x%02x\n", (unsigned)snd_ice1712_read(ice, ICE1712_IREG_GPIO_WRITE_MASK));
f7004f39 1559 snd_iprintf(buffer, " GPIO_DIRECTION : 0x%02x\n", (unsigned)snd_ice1712_read(ice, ICE1712_IREG_GPIO_DIRECTION));
1da177e4
LT		 1560}
1561
e23e7a14 1562static void snd_ice1712_proc_init(struct snd_ice1712 *ice)
1da177e4 1563{
47f2769b 1564 snd_card_ro_proc_new(ice->card, "ice1712", ice, snd_ice1712_proc_read);
1da177e4
LT		 1565}
1566
1567/*
1568 *
1569 */
1570
6ca308d4
TI		 1571static int snd_ice1712_eeprom_info(struct snd_kcontrol *kcontrol,
1572 struct snd_ctl_elem_info *uinfo)
1da177e4
LT		 1573{
1574 uinfo->type = SNDRV_CTL_ELEM_TYPE_BYTES;
6ca308d4 1575 uinfo->count = sizeof(struct snd_ice1712_eeprom);
1da177e4
LT		 1576 return 0;
1577}
1578
6ca308d4
TI		 1579static int snd_ice1712_eeprom_get(struct snd_kcontrol *kcontrol,
1580 struct snd_ctl_elem_value *ucontrol)
1da177e4 1581{
6ca308d4 1582 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
3d8cb466 1583
1da177e4
LT		 1584 memcpy(ucontrol->value.bytes.data, &ice->eeprom, sizeof(ice->eeprom));
1585 return 0;
1586}
1587
f3b827e0 1588static const struct snd_kcontrol_new snd_ice1712_eeprom = {
1da177e4
LT		 1589 .iface = SNDRV_CTL_ELEM_IFACE_CARD,
1590 .name = "ICE1712 EEPROM",
1591 .access = SNDRV_CTL_ELEM_ACCESS_READ,
1592 .info = snd_ice1712_eeprom_info,
1593 .get = snd_ice1712_eeprom_get
1594};
1595
1596/*
1597 */
6ca308d4
TI		 1598static int snd_ice1712_spdif_info(struct snd_kcontrol *kcontrol,
1599 struct snd_ctl_elem_info *uinfo)
1da177e4
LT		 1600{
1601 uinfo->type = SNDRV_CTL_ELEM_TYPE_IEC958;
1602 uinfo->count = 1;
1603 return 0;
1604}
1605
6ca308d4
TI		 1606static int snd_ice1712_spdif_default_get(struct snd_kcontrol *kcontrol,
1607 struct snd_ctl_elem_value *ucontrol)
1da177e4 1608{
6ca308d4 1609 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
1da177e4 1610 if (ice->spdif.ops.default_get)
3d8cb466 1611 ice->spdif.ops.default_get(ice, ucontrol);
1da177e4
LT		 1612 return 0;
1613}
1614
6ca308d4
TI		 1615static int snd_ice1712_spdif_default_put(struct snd_kcontrol *kcontrol,
1616 struct snd_ctl_elem_value *ucontrol)
1da177e4 1617{
6ca308d4 1618 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1619 if (ice->spdif.ops.default_put)
1620 return ice->spdif.ops.default_put(ice, ucontrol);
1621 return 0;
1622}
1623
f3b827e0 1624static const struct snd_kcontrol_new snd_ice1712_spdif_default =
1da177e4
LT		 1625{
1626 .iface = SNDRV_CTL_ELEM_IFACE_PCM,
3d8cb466 1627 .name = SNDRV_CTL_NAME_IEC958("", PLAYBACK, DEFAULT),
1da177e4
LT		 1628 .info = snd_ice1712_spdif_info,
1629 .get = snd_ice1712_spdif_default_get,
1630 .put = snd_ice1712_spdif_default_put
1631};
1632
6ca308d4
TI		 1633static int snd_ice1712_spdif_maskc_get(struct snd_kcontrol *kcontrol,
1634 struct snd_ctl_elem_value *ucontrol)
1da177e4 1635{
6ca308d4 1636 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1637 if (ice->spdif.ops.default_get) {
1638 ucontrol->value.iec958.status[0] = IEC958_AES0_NONAUDIO |
1639 IEC958_AES0_PROFESSIONAL |
1640 IEC958_AES0_CON_NOT_COPYRIGHT |
1641 IEC958_AES0_CON_EMPHASIS;
1642 ucontrol->value.iec958.status[1] = IEC958_AES1_CON_ORIGINAL |
1643 IEC958_AES1_CON_CATEGORY;
1644 ucontrol->value.iec958.status[3] = IEC958_AES3_CON_FS;
1645 } else {
1646 ucontrol->value.iec958.status[0] = 0xff;
1647 ucontrol->value.iec958.status[1] = 0xff;
1648 ucontrol->value.iec958.status[2] = 0xff;
1649 ucontrol->value.iec958.status[3] = 0xff;
1650 ucontrol->value.iec958.status[4] = 0xff;
1651 }
1652 return 0;
1653}
1654
6ca308d4
TI		 1655static int snd_ice1712_spdif_maskp_get(struct snd_kcontrol *kcontrol,
1656 struct snd_ctl_elem_value *ucontrol)
1da177e4 1657{
6ca308d4 1658 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1659 if (ice->spdif.ops.default_get) {
1660 ucontrol->value.iec958.status[0] = IEC958_AES0_NONAUDIO |
1661 IEC958_AES0_PROFESSIONAL |
1662 IEC958_AES0_PRO_FS |
1663 IEC958_AES0_PRO_EMPHASIS;
1664 ucontrol->value.iec958.status[1] = IEC958_AES1_PRO_MODE;
1665 } else {
1666 ucontrol->value.iec958.status[0] = 0xff;
1667 ucontrol->value.iec958.status[1] = 0xff;
1668 ucontrol->value.iec958.status[2] = 0xff;
1669 ucontrol->value.iec958.status[3] = 0xff;
1670 ucontrol->value.iec958.status[4] = 0xff;
1671 }
1672 return 0;
1673}
1674
f3b827e0 1675static const struct snd_kcontrol_new snd_ice1712_spdif_maskc =
1da177e4
LT		 1676{
1677 .access = SNDRV_CTL_ELEM_ACCESS_READ,
67ed4161 1678 .iface = SNDRV_CTL_ELEM_IFACE_PCM,
3d8cb466 1679 .name = SNDRV_CTL_NAME_IEC958("", PLAYBACK, CON_MASK),
1da177e4
LT		 1680 .info = snd_ice1712_spdif_info,
1681 .get = snd_ice1712_spdif_maskc_get,
1682};
1683
f3b827e0 1684static const struct snd_kcontrol_new snd_ice1712_spdif_maskp =
1da177e4
LT		 1685{
1686 .access = SNDRV_CTL_ELEM_ACCESS_READ,
67ed4161 1687 .iface = SNDRV_CTL_ELEM_IFACE_PCM,
3d8cb466 1688 .name = SNDRV_CTL_NAME_IEC958("", PLAYBACK, PRO_MASK),
1da177e4
LT		 1689 .info = snd_ice1712_spdif_info,
1690 .get = snd_ice1712_spdif_maskp_get,
1691};
1692
6ca308d4
TI		 1693static int snd_ice1712_spdif_stream_get(struct snd_kcontrol *kcontrol,
1694 struct snd_ctl_elem_value *ucontrol)
1da177e4 1695{
6ca308d4 1696 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1697 if (ice->spdif.ops.stream_get)
1698 ice->spdif.ops.stream_get(ice, ucontrol);
1699 return 0;
1700}
1701
6ca308d4
TI		 1702static int snd_ice1712_spdif_stream_put(struct snd_kcontrol *kcontrol,
1703 struct snd_ctl_elem_value *ucontrol)
1da177e4 1704{
6ca308d4 1705 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1706 if (ice->spdif.ops.stream_put)
1707 return ice->spdif.ops.stream_put(ice, ucontrol);
1708 return 0;
1709}
1710
f3b827e0 1711static const struct snd_kcontrol_new snd_ice1712_spdif_stream =
1da177e4 1712{
6ca308d4
TI		 1713 .access = (SNDRV_CTL_ELEM_ACCESS_READWRITE |
1714 SNDRV_CTL_ELEM_ACCESS_INACTIVE),
1da177e4 1715 .iface = SNDRV_CTL_ELEM_IFACE_PCM,
3d8cb466 1716 .name = SNDRV_CTL_NAME_IEC958("", PLAYBACK, PCM_STREAM),
1da177e4
LT		 1717 .info = snd_ice1712_spdif_info,
1718 .get = snd_ice1712_spdif_stream_get,
1719 .put = snd_ice1712_spdif_stream_put
1720};
1721
6ca308d4
TI		 1722int snd_ice1712_gpio_get(struct snd_kcontrol *kcontrol,
1723 struct snd_ctl_elem_value *ucontrol)
1da177e4 1724{
6ca308d4 1725 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1726 unsigned char mask = kcontrol->private_value & 0xff;
1727 int invert = (kcontrol->private_value & (1<<24)) ? 1 : 0;
3d8cb466 1728
1da177e4 1729 snd_ice1712_save_gpio_status(ice);
6ca308d4
TI		 1730 ucontrol->value.integer.value[0] =
1731 (snd_ice1712_gpio_read(ice) & mask ? 1 : 0) ^ invert;
1da177e4
LT		 1732 snd_ice1712_restore_gpio_status(ice);
1733 return 0;
1734}
1735
6ca308d4
TI		 1736int snd_ice1712_gpio_put(struct snd_kcontrol *kcontrol,
1737 struct snd_ctl_elem_value *ucontrol)
1da177e4 1738{
6ca308d4 1739 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1740 unsigned char mask = kcontrol->private_value & 0xff;
1741 int invert = (kcontrol->private_value & (1<<24)) ? mask : 0;
1742 unsigned int val, nval;
1743
1744 if (kcontrol->private_value & (1 << 31))
1745 return -EPERM;
1746 nval = (ucontrol->value.integer.value[0] ? mask : 0) ^ invert;
1747 snd_ice1712_save_gpio_status(ice);
1748 val = snd_ice1712_gpio_read(ice);
1749 nval |= val & ~mask;
1750 if (val != nval)
1751 snd_ice1712_gpio_write(ice, nval);
1752 snd_ice1712_restore_gpio_status(ice);
1753 return val != nval;
1754}
1755
1756/*
1757 * rate
1758 */
6ca308d4
TI		 1759static int snd_ice1712_pro_internal_clock_info(struct snd_kcontrol *kcontrol,
1760 struct snd_ctl_elem_info *uinfo)
1da177e4 1761{
32b47da0 1762 static const char * const texts[] = {
1da177e4
LT		 1763 "8000", /* 0: 6 */
1764 "9600", /* 1: 3 */
1765 "11025", /* 2: 10 */
1766 "12000", /* 3: 2 */
1767 "16000", /* 4: 5 */
1768 "22050", /* 5: 9 */
1769 "24000", /* 6: 1 */
1770 "32000", /* 7: 4 */
1771 "44100", /* 8: 8 */
1772 "48000", /* 9: 0 */
1773 "64000", /* 10: 15 */
1774 "88200", /* 11: 11 */
1775 "96000", /* 12: 7 */
1776 "IEC958 Input", /* 13: -- */
1777 };
c4fa251f 1778 return snd_ctl_enum_info(uinfo, 1, 14, texts);
1da177e4
LT		 1779}
1780
6ca308d4
TI		 1781static int snd_ice1712_pro_internal_clock_get(struct snd_kcontrol *kcontrol,
1782 struct snd_ctl_elem_value *ucontrol)
1da177e4 1783{
6ca308d4 1784 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
32b47da0 1785 static const unsigned char xlate[16] = {
1da177e4
LT		 1786 9, 6, 3, 1, 7, 4, 0, 12, 8, 5, 2, 11, 255, 255, 255, 10
1787 };
1788 unsigned char val;
3d8cb466 1789
1da177e4
LT		 1790 spin_lock_irq(&ice->reg_lock);
1791 if (is_spdif_master(ice)) {
1792 ucontrol->value.enumerated.item[0] = 13;
1793 } else {
1794 val = xlate[inb(ICEMT(ice, RATE)) & 15];
1795 if (val == 255) {
1796 snd_BUG();
1797 val = 0;
1798 }
1799 ucontrol->value.enumerated.item[0] = val;
1800 }
1801 spin_unlock_irq(&ice->reg_lock);
1802 return 0;
1803}
1804
6ca308d4
TI		 1805static int snd_ice1712_pro_internal_clock_put(struct snd_kcontrol *kcontrol,
1806 struct snd_ctl_elem_value *ucontrol)
1da177e4 1807{
6ca308d4 1808 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
32b47da0 1809 static const unsigned int xrate[13] = {
fe25befd 1810 8000, 9600, 11025, 12000, 16000, 22050, 24000,
1da177e4
LT		 1811 32000, 44100, 48000, 64000, 88200, 96000
1812 };
1813 unsigned char oval;
1814 int change = 0;
1815
1816 spin_lock_irq(&ice->reg_lock);
1817 oval = inb(ICEMT(ice, RATE));
1818 if (ucontrol->value.enumerated.item[0] == 13) {
1819 outb(oval | ICE1712_SPDIF_MASTER, ICEMT(ice, RATE));
1820 } else {
1821 PRO_RATE_DEFAULT = xrate[ucontrol->value.integer.value[0] % 13];
1822 spin_unlock_irq(&ice->reg_lock);
1823 snd_ice1712_set_pro_rate(ice, PRO_RATE_DEFAULT, 1);
1824 spin_lock_irq(&ice->reg_lock);
1825 }
1826 change = inb(ICEMT(ice, RATE)) != oval;
1827 spin_unlock_irq(&ice->reg_lock);
1828
6ca308d4 1829 if ((oval & ICE1712_SPDIF_MASTER) !=
e957ebf1 1830 (inb(ICEMT(ice, RATE)) & ICE1712_SPDIF_MASTER))
3d8cb466 1831 snd_ice1712_set_input_clock_source(ice, is_spdif_master(ice));
1da177e4
LT		 1832
1833 return change;
1834}
1835
f3b827e0 1836static const struct snd_kcontrol_new snd_ice1712_pro_internal_clock = {
1da177e4
LT		 1837 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
1838 .name = "Multi Track Internal Clock",
1839 .info = snd_ice1712_pro_internal_clock_info,
1840 .get = snd_ice1712_pro_internal_clock_get,
1841 .put = snd_ice1712_pro_internal_clock_put
1842};
1843
6ca308d4
TI		 1844static int snd_ice1712_pro_internal_clock_default_info(struct snd_kcontrol *kcontrol,
1845 struct snd_ctl_elem_info *uinfo)
1da177e4 1846{
32b47da0 1847 static const char * const texts[] = {
1da177e4
LT		 1848 "8000", /* 0: 6 */
1849 "9600", /* 1: 3 */
1850 "11025", /* 2: 10 */
1851 "12000", /* 3: 2 */
1852 "16000", /* 4: 5 */
1853 "22050", /* 5: 9 */
1854 "24000", /* 6: 1 */
1855 "32000", /* 7: 4 */
1856 "44100", /* 8: 8 */
1857 "48000", /* 9: 0 */
1858 "64000", /* 10: 15 */
1859 "88200", /* 11: 11 */
1860 "96000", /* 12: 7 */
3d8cb466 1861 /* "IEC958 Input", 13: -- */
1da177e4 1862 };
c4fa251f 1863 return snd_ctl_enum_info(uinfo, 1, 13, texts);
1da177e4
LT		 1864}
1865
6ca308d4
TI		 1866static int snd_ice1712_pro_internal_clock_default_get(struct snd_kcontrol *kcontrol,
1867 struct snd_ctl_elem_value *ucontrol)
1da177e4
LT		 1868{
1869 int val;
32b47da0 1870 static const unsigned int xrate[13] = {
fe25befd 1871 8000, 9600, 11025, 12000, 16000, 22050, 24000,
1da177e4
LT		 1872 32000, 44100, 48000, 64000, 88200, 96000
1873 };
1874
1875 for (val = 0; val < 13; val++) {
1876 if (xrate[val] == PRO_RATE_DEFAULT)
1877 break;
1878 }
1879
1880 ucontrol->value.enumerated.item[0] = val;
1881 return 0;
1882}
1883
6ca308d4
TI		 1884static int snd_ice1712_pro_internal_clock_default_put(struct snd_kcontrol *kcontrol,
1885 struct snd_ctl_elem_value *ucontrol)
1da177e4 1886{
32b47da0 1887 static const unsigned int xrate[13] = {
fe25befd 1888 8000, 9600, 11025, 12000, 16000, 22050, 24000,
1da177e4
LT		 1889 32000, 44100, 48000, 64000, 88200, 96000
1890 };
1891 unsigned char oval;
1892 int change = 0;
1893
1894 oval = PRO_RATE_DEFAULT;
1895 PRO_RATE_DEFAULT = xrate[ucontrol->value.integer.value[0] % 13];
1896 change = PRO_RATE_DEFAULT != oval;
1897
1898 return change;
1899}
1900
f3b827e0 1901static const struct snd_kcontrol_new snd_ice1712_pro_internal_clock_default = {
1da177e4
LT		 1902 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
1903 .name = "Multi Track Internal Clock Default",
1904 .info = snd_ice1712_pro_internal_clock_default_info,
1905 .get = snd_ice1712_pro_internal_clock_default_get,
1906 .put = snd_ice1712_pro_internal_clock_default_put
1907};
1908
a5ce8890 1909#define snd_ice1712_pro_rate_locking_info snd_ctl_boolean_mono_info
1da177e4 1910
6ca308d4
TI		 1911static int snd_ice1712_pro_rate_locking_get(struct snd_kcontrol *kcontrol,
1912 struct snd_ctl_elem_value *ucontrol)
1da177e4
LT		 1913{
1914 ucontrol->value.integer.value[0] = PRO_RATE_LOCKED;
1915 return 0;
1916}
1917
6ca308d4
TI		 1918static int snd_ice1712_pro_rate_locking_put(struct snd_kcontrol *kcontrol,
1919 struct snd_ctl_elem_value *ucontrol)
1da177e4 1920{
6ca308d4 1921 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1922 int change = 0, nval;
1923
1924 nval = ucontrol->value.integer.value[0] ? 1 : 0;
1925 spin_lock_irq(&ice->reg_lock);
1926 change = PRO_RATE_LOCKED != nval;
1927 PRO_RATE_LOCKED = nval;
1928 spin_unlock_irq(&ice->reg_lock);
1929 return change;
1930}
1931
f3b827e0 1932static const struct snd_kcontrol_new snd_ice1712_pro_rate_locking = {
1da177e4
LT		 1933 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
1934 .name = "Multi Track Rate Locking",
1935 .info = snd_ice1712_pro_rate_locking_info,
1936 .get = snd_ice1712_pro_rate_locking_get,
1937 .put = snd_ice1712_pro_rate_locking_put
1938};
1939
a5ce8890 1940#define snd_ice1712_pro_rate_reset_info snd_ctl_boolean_mono_info
1da177e4 1941
6ca308d4
TI		 1942static int snd_ice1712_pro_rate_reset_get(struct snd_kcontrol *kcontrol,
1943 struct snd_ctl_elem_value *ucontrol)
1da177e4
LT		 1944{
1945 ucontrol->value.integer.value[0] = PRO_RATE_RESET;
1946 return 0;
1947}
1948
6ca308d4
TI		 1949static int snd_ice1712_pro_rate_reset_put(struct snd_kcontrol *kcontrol,
1950 struct snd_ctl_elem_value *ucontrol)
1da177e4 1951{
6ca308d4 1952 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1953 int change = 0, nval;
1954
1955 nval = ucontrol->value.integer.value[0] ? 1 : 0;
1956 spin_lock_irq(&ice->reg_lock);
1957 change = PRO_RATE_RESET != nval;
1958 PRO_RATE_RESET = nval;
1959 spin_unlock_irq(&ice->reg_lock);
1960 return change;
1961}
1962
f3b827e0 1963static const struct snd_kcontrol_new snd_ice1712_pro_rate_reset = {
1da177e4
LT		 1964 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
1965 .name = "Multi Track Rate Reset",
1966 .info = snd_ice1712_pro_rate_reset_info,
1967 .get = snd_ice1712_pro_rate_reset_get,
1968 .put = snd_ice1712_pro_rate_reset_put
1969};
1970
1971/*
1972 * routing
1973 */
6ca308d4
TI		 1974static int snd_ice1712_pro_route_info(struct snd_kcontrol *kcontrol,
1975 struct snd_ctl_elem_info *uinfo)
1da177e4 1976{
32b47da0 1977 static const char * const texts[] = {
1da177e4
LT		 1978 "PCM Out", /* 0 */
1979 "H/W In 0", "H/W In 1", "H/W In 2", "H/W In 3", /* 1-4 */
1980 "H/W In 4", "H/W In 5", "H/W In 6", "H/W In 7", /* 5-8 */
1981 "IEC958 In L", "IEC958 In R", /* 9-10 */
1982 "Digital Mixer", /* 11 - optional */
1983 };
c4fa251f
TI		 1984 int num_items = snd_ctl_get_ioffidx(kcontrol, &uinfo->id) < 2 ? 12 : 11;
1985 return snd_ctl_enum_info(uinfo, 1, num_items, texts);
1da177e4
LT		 1986}
1987
6ca308d4
TI		 1988static int snd_ice1712_pro_route_analog_get(struct snd_kcontrol *kcontrol,
1989 struct snd_ctl_elem_value *ucontrol)
1da177e4 1990{
6ca308d4 1991 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1992 int idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
1993 unsigned int val, cval;
1994
1995 spin_lock_irq(&ice->reg_lock);
1996 val = inw(ICEMT(ice, ROUTE_PSDOUT03));
1997 cval = inl(ICEMT(ice, ROUTE_CAPTURE));
1998 spin_unlock_irq(&ice->reg_lock);
1999
2000 val >>= ((idx % 2) * 8) + ((idx / 2) * 2);
2001 val &= 3;
2002 cval >>= ((idx / 2) * 8) + ((idx % 2) * 4);
2003 if (val == 1 && idx < 2)
2004 ucontrol->value.enumerated.item[0] = 11;
2005 else if (val == 2)
2006 ucontrol->value.enumerated.item[0] = (cval & 7) + 1;
2007 else if (val == 3)
2008 ucontrol->value.enumerated.item[0] = ((cval >> 3) & 1) + 9;
2009 else
2010 ucontrol->value.enumerated.item[0] = 0;
2011 return 0;
2012}
2013
6ca308d4
TI		 2014static int snd_ice1712_pro_route_analog_put(struct snd_kcontrol *kcontrol,
2015 struct snd_ctl_elem_value *ucontrol)
1da177e4 2016{
6ca308d4 2017 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 2018 int change, shift;
2019 int idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
2020 unsigned int val, old_val, nval;
3d8cb466 2021
1da177e4
LT		 2022 /* update PSDOUT */
2023 if (ucontrol->value.enumerated.item[0] >= 11)
2024 nval = idx < 2 ? 1 : 0; /* dig mixer (or pcm) */
2025 else if (ucontrol->value.enumerated.item[0] >= 9)
2026 nval = 3; /* spdif in */
2027 else if (ucontrol->value.enumerated.item[0] >= 1)
2028 nval = 2; /* analog in */
2029 else
2030 nval = 0; /* pcm */
2031 shift = ((idx % 2) * 8) + ((idx / 2) * 2);
2032 spin_lock_irq(&ice->reg_lock);
2033 val = old_val = inw(ICEMT(ice, ROUTE_PSDOUT03));
2034 val &= ~(0x03 << shift);
2035 val |= nval << shift;
2036 change = val != old_val;
2037 if (change)
2038 outw(val, ICEMT(ice, ROUTE_PSDOUT03));
2039 spin_unlock_irq(&ice->reg_lock);
2040 if (nval < 2) /* dig mixer of pcm */
2041 return change;
2042
2043 /* update CAPTURE */
2044 spin_lock_irq(&ice->reg_lock);
2045 val = old_val = inl(ICEMT(ice, ROUTE_CAPTURE));
2046 shift = ((idx / 2) * 8) + ((idx % 2) * 4);
2047 if (nval == 2) { /* analog in */
2048 nval = ucontrol->value.enumerated.item[0] - 1;
2049 val &= ~(0x07 << shift);
2050 val |= nval << shift;
2051 } else { /* spdif in */
2052 nval = (ucontrol->value.enumerated.item[0] - 9) << 3;
2053 val &= ~(0x08 << shift);
2054 val |= nval << shift;
2055 }
2056 if (val != old_val) {
2057 change = 1;
2058 outl(val, ICEMT(ice, ROUTE_CAPTURE));
2059 }
2060 spin_unlock_irq(&ice->reg_lock);
2061 return change;
2062}
2063
6ca308d4
TI		 2064static int snd_ice1712_pro_route_spdif_get(struct snd_kcontrol *kcontrol,
2065 struct snd_ctl_elem_value *ucontrol)
1da177e4 2066{
6ca308d4 2067 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 2068 int idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
2069 unsigned int val, cval;
2070 val = inw(ICEMT(ice, ROUTE_SPDOUT));
2071 cval = (val >> (idx * 4 + 8)) & 0x0f;
2072 val = (val >> (idx * 2)) & 0x03;
2073 if (val == 1)
2074 ucontrol->value.enumerated.item[0] = 11;
2075 else if (val == 2)
2076 ucontrol->value.enumerated.item[0] = (cval & 7) + 1;
2077 else if (val == 3)
2078 ucontrol->value.enumerated.item[0] = ((cval >> 3) & 1) + 9;
2079 else
2080 ucontrol->value.enumerated.item[0] = 0;
2081 return 0;
2082}
2083
6ca308d4
TI		 2084static int snd_ice1712_pro_route_spdif_put(struct snd_kcontrol *kcontrol,
2085 struct snd_ctl_elem_value *ucontrol)
1da177e4 2086{
6ca308d4 2087 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 2088 int change, shift;
2089 int idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
2090 unsigned int val, old_val, nval;
3d8cb466 2091
1da177e4
LT		 2092 /* update SPDOUT */
2093 spin_lock_irq(&ice->reg_lock);
2094 val = old_val = inw(ICEMT(ice, ROUTE_SPDOUT));
2095 if (ucontrol->value.enumerated.item[0] >= 11)
2096 nval = 1;
2097 else if (ucontrol->value.enumerated.item[0] >= 9)
2098 nval = 3;
2099 else if (ucontrol->value.enumerated.item[0] >= 1)
2100 nval = 2;
2101 else
2102 nval = 0;
2103 shift = idx * 2;
2104 val &= ~(0x03 << shift);
2105 val |= nval << shift;
2106 shift = idx * 4 + 8;
2107 if (nval == 2) {
2108 nval = ucontrol->value.enumerated.item[0] - 1;
2109 val &= ~(0x07 << shift);
2110 val |= nval << shift;
2111 } else if (nval == 3) {
2112 nval = (ucontrol->value.enumerated.item[0] - 9) << 3;
2113 val &= ~(0x08 << shift);
2114 val |= nval << shift;
2115 }
2116 change = val != old_val;
2117 if (change)
2118 outw(val, ICEMT(ice, ROUTE_SPDOUT));
2119 spin_unlock_irq(&ice->reg_lock);
2120 return change;
2121}
2122
6ba1ad38 2123static const struct snd_kcontrol_new snd_ice1712_mixer_pro_analog_route = {
1da177e4
LT		 2124 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
2125 .name = "H/W Playback Route",
2126 .info = snd_ice1712_pro_route_info,
2127 .get = snd_ice1712_pro_route_analog_get,
2128 .put = snd_ice1712_pro_route_analog_put,
2129};
2130
f3b827e0 2131static const struct snd_kcontrol_new snd_ice1712_mixer_pro_spdif_route = {
1da177e4 2132 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
3d8cb466 2133 .name = SNDRV_CTL_NAME_IEC958("", PLAYBACK, NONE) "Route",
1da177e4
LT		 2134 .info = snd_ice1712_pro_route_info,
2135 .get = snd_ice1712_pro_route_spdif_get,
2136 .put = snd_ice1712_pro_route_spdif_put,
2137 .count = 2,
2138};
2139
2140
6ca308d4
TI		 2141static int snd_ice1712_pro_volume_rate_info(struct snd_kcontrol *kcontrol,
2142 struct snd_ctl_elem_info *uinfo)
1da177e4
LT		 2143{
2144 uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER;
2145 uinfo->count = 1;
2146 uinfo->value.integer.min = 0;
2147 uinfo->value.integer.max = 255;
2148 return 0;
2149}
2150
6ca308d4
TI		 2151static int snd_ice1712_pro_volume_rate_get(struct snd_kcontrol *kcontrol,
2152 struct snd_ctl_elem_value *ucontrol)
1da177e4 2153{
6ca308d4 2154 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
3d8cb466 2155
1da177e4
LT		 2156 ucontrol->value.integer.value[0] = inb(ICEMT(ice, MONITOR_RATE));
2157 return 0;
2158}
2159
6ca308d4
TI		 2160static int snd_ice1712_pro_volume_rate_put(struct snd_kcontrol *kcontrol,
2161 struct snd_ctl_elem_value *ucontrol)
1da177e4 2162{
6ca308d4 2163 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 2164 int change;
2165
2166 spin_lock_irq(&ice->reg_lock);
2167 change = inb(ICEMT(ice, MONITOR_RATE)) != ucontrol->value.integer.value[0];
2168 outb(ucontrol->value.integer.value[0], ICEMT(ice, MONITOR_RATE));
2169 spin_unlock_irq(&ice->reg_lock);
2170 return change;
2171}
2172
f3b827e0 2173static const struct snd_kcontrol_new snd_ice1712_mixer_pro_volume_rate = {
1da177e4
LT		 2174 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
2175 .name = "Multi Track Volume Rate",
2176 .info = snd_ice1712_pro_volume_rate_info,
2177 .get = snd_ice1712_pro_volume_rate_get,
2178 .put = snd_ice1712_pro_volume_rate_put
2179};
2180
6ca308d4
TI		 2181static int snd_ice1712_pro_peak_info(struct snd_kcontrol *kcontrol,
2182 struct snd_ctl_elem_info *uinfo)
1da177e4
LT		 2183{
2184 uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER;
2185 uinfo->count = 22;
2186 uinfo->value.integer.min = 0;
2187 uinfo->value.integer.max = 255;
2188 return 0;
2189}
2190
6ca308d4
TI		 2191static int snd_ice1712_pro_peak_get(struct snd_kcontrol *kcontrol,
2192 struct snd_ctl_elem_value *ucontrol)
1da177e4 2193{
6ca308d4 2194 struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
1da177e4 2195 int idx;
3d8cb466 2196
1da177e4
LT		 2197 spin_lock_irq(&ice->reg_lock);
2198 for (idx = 0; idx < 22; idx++) {
2199 outb(idx, ICEMT(ice, MONITOR_PEAKINDEX));
2200 ucontrol->value.integer.value[idx] = inb(ICEMT(ice, MONITOR_PEAKDATA));
2201 }
2202 spin_unlock_irq(&ice->reg_lock);
2203 return 0;
2204}
2205
f3b827e0 2206static const struct snd_kcontrol_new snd_ice1712_mixer_pro_peak = {
2bdf6633 2207 .iface = SNDRV_CTL_ELEM_IFACE_PCM,
1da177e4
LT		 2208 .name = "Multi Track Peak",
2209 .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE,
2210 .info = snd_ice1712_pro_peak_info,
2211 .get = snd_ice1712_pro_peak_get
2212};
2213
2214/*
2215 *
2216 */
2217
2218/*
2219 * list of available boards
2220 */
aeb0215c 2221static const struct snd_ice1712_card_info *card_tables[] = {
1da177e4
LT		 2222 snd_ice1712_hoontech_cards,
2223 snd_ice1712_delta_cards,
2224 snd_ice1712_ews_cards,
2225 NULL,
2226};
2227
e23e7a14
BP		 2228static unsigned char snd_ice1712_read_i2c(struct snd_ice1712 *ice,
2229 unsigned char dev,
2230 unsigned char addr)
1da177e4
LT		 2231{
2232 long t = 0x10000;
2233
2234 outb(addr, ICEREG(ice, I2C_BYTE_ADDR));
2235 outb(dev & ~ICE1712_I2C_WRITE, ICEREG(ice, I2C_DEV_ADDR));
2236 while (t-- > 0 && (inb(ICEREG(ice, I2C_CTRL)) & ICE1712_I2C_BUSY)) ;
2237 return inb(ICEREG(ice, I2C_DATA));
2238}
2239
e23e7a14
BP		 2240static int snd_ice1712_read_eeprom(struct snd_ice1712 *ice,
2241 const char *modelname)
1da177e4 2242{
9718a29d 2243 int dev = ICE_I2C_EEPROM_ADDR; /* I2C EEPROM device address */
1da177e4 2244 unsigned int i, size;
aeb0215c 2245 const struct snd_ice1712_card_info * const *tbl, *c;
1da177e4 2246
3d8cb466 2247 if (!modelname || !*modelname) {
1da177e4
LT		 2248 ice->eeprom.subvendor = 0;
2249 if ((inb(ICEREG(ice, I2C_CTRL)) & ICE1712_I2C_EEPROM) != 0)
2250 ice->eeprom.subvendor = (snd_ice1712_read_i2c(ice, dev, 0x00) << 0) |
3d8cb466
AB		 2251 (snd_ice1712_read_i2c(ice, dev, 0x01) << 8) |
2252 (snd_ice1712_read_i2c(ice, dev, 0x02) << 16) |
1da177e4 2253 (snd_ice1712_read_i2c(ice, dev, 0x03) << 24);
6ca308d4
TI		 2254 if (ice->eeprom.subvendor == 0 ||
2255 ice->eeprom.subvendor == (unsigned int)-1) {
1da177e4
LT		 2256 /* invalid subvendor from EEPROM, try the PCI subststem ID instead */
2257 u16 vendor, device;
2258 pci_read_config_word(ice->pci, PCI_SUBSYSTEM_VENDOR_ID, &vendor);
2259 pci_read_config_word(ice->pci, PCI_SUBSYSTEM_ID, &device);
2260 ice->eeprom.subvendor = ((unsigned int)swab16(vendor) << 16) | swab16(device);
2261 if (ice->eeprom.subvendor == 0 || ice->eeprom.subvendor == (unsigned int)-1) {
6dfb5aff
TI		 2262 dev_err(ice->card->dev,
2263 "No valid ID is found\n");
1da177e4
LT		 2264 return -ENXIO;
2265 }
2266 }
2267 }
2268 for (tbl = card_tables; *tbl; tbl++) {
2269 for (c = *tbl; c->subvendor; c++) {
3d8cb466 2270 if (modelname && c->model && !strcmp(modelname, c->model)) {
6dfb5aff
TI		 2271 dev_info(ice->card->dev,
2272 "Using board model %s\n", c->name);
1da177e4
LT		 2273 ice->eeprom.subvendor = c->subvendor;
2274 } else if (c->subvendor != ice->eeprom.subvendor)
2275 continue;
3d8cb466 2276 if (!c->eeprom_size || !c->eeprom_data)
1da177e4
LT		 2277 goto found;
2278 /* if the EEPROM is given by the driver, use it */
6dfb5aff 2279 dev_dbg(ice->card->dev, "using the defined eeprom..\n");
1da177e4
LT		 2280 ice->eeprom.version = 1;
2281 ice->eeprom.size = c->eeprom_size + 6;
2282 memcpy(ice->eeprom.data, c->eeprom_data, c->eeprom_size);
2283 goto read_skipped;
2284 }
2285 }
6dfb5aff 2286 dev_warn(ice->card->dev, "No matching model found for ID 0x%x\n",
6ca308d4 2287 ice->eeprom.subvendor);
1da177e4
LT		 2288
2289 found:
2290 ice->eeprom.size = snd_ice1712_read_i2c(ice, dev, 0x04);
2291 if (ice->eeprom.size < 6)
2292 ice->eeprom.size = 32; /* FIXME: any cards without the correct size? */
2293 else if (ice->eeprom.size > 32) {
6dfb5aff
TI		 2294 dev_err(ice->card->dev,
2295 "invalid EEPROM (size = %i)\n", ice->eeprom.size);
1da177e4
LT		 2296 return -EIO;
2297 }
2298 ice->eeprom.version = snd_ice1712_read_i2c(ice, dev, 0x05);
2299 if (ice->eeprom.version != 1) {
6dfb5aff 2300 dev_err(ice->card->dev, "invalid EEPROM version %i\n",
6ca308d4 2301 ice->eeprom.version);
1da177e4
LT		 2302 /* return -EIO; */
2303 }
2304 size = ice->eeprom.size - 6;
2305 for (i = 0; i < size; i++)
2306 ice->eeprom.data[i] = snd_ice1712_read_i2c(ice, dev, i + 6);
2307
2308 read_skipped:
2309 ice->eeprom.gpiomask = ice->eeprom.data[ICE_EEP1_GPIO_MASK];
2310 ice->eeprom.gpiostate = ice->eeprom.data[ICE_EEP1_GPIO_STATE];
2311 ice->eeprom.gpiodir = ice->eeprom.data[ICE_EEP1_GPIO_DIR];
2312
2313 return 0;
2314}
2315
2316
2317
e23e7a14 2318static int snd_ice1712_chip_init(struct snd_ice1712 *ice)
1da177e4
LT		 2319{
2320 outb(ICE1712_RESET | ICE1712_NATIVE, ICEREG(ice, CONTROL));
2321 udelay(200);
2322 outb(ICE1712_NATIVE, ICEREG(ice, CONTROL));
2323 udelay(200);
721b8a29
AH		 2324 if (ice->eeprom.subvendor == ICE1712_SUBDEVICE_DMX6FIRE &&
2325 !ice->dxr_enable)
2326 /* Set eeprom value to limit active ADCs and DACs to 6;
2327 * Also disable AC97 as no hardware in standard 6fire card/box
2328 * Note: DXR extensions are not currently supported
2329 */
2330 ice->eeprom.data[ICE_EEP1_CODEC] = 0x3a;
2331 pci_write_config_byte(ice->pci, 0x60, ice->eeprom.data[ICE_EEP1_CODEC]);
1da177e4
LT		 2332 pci_write_config_byte(ice->pci, 0x61, ice->eeprom.data[ICE_EEP1_ACLINK]);
2333 pci_write_config_byte(ice->pci, 0x62, ice->eeprom.data[ICE_EEP1_I2SID]);
2334 pci_write_config_byte(ice->pci, 0x63, ice->eeprom.data[ICE_EEP1_SPDIF]);
b0cb0990
SB		 2335 if (ice->eeprom.subvendor != ICE1712_SUBDEVICE_STDSP24 &&
2336 ice->eeprom.subvendor != ICE1712_SUBDEVICE_STAUDIO_ADCIII) {
1da177e4
LT		 2337 ice->gpio.write_mask = ice->eeprom.gpiomask;
2338 ice->gpio.direction = ice->eeprom.gpiodir;
6ca308d4
TI		 2339 snd_ice1712_write(ice, ICE1712_IREG_GPIO_WRITE_MASK,
2340 ice->eeprom.gpiomask);
2341 snd_ice1712_write(ice, ICE1712_IREG_GPIO_DIRECTION,
2342 ice->eeprom.gpiodir);
2343 snd_ice1712_write(ice, ICE1712_IREG_GPIO_DATA,
2344 ice->eeprom.gpiostate);
1da177e4
LT		 2345 } else {
2346 ice->gpio.write_mask = 0xc0;
2347 ice->gpio.direction = 0xff;
2348 snd_ice1712_write(ice, ICE1712_IREG_GPIO_WRITE_MASK, 0xc0);
2349 snd_ice1712_write(ice, ICE1712_IREG_GPIO_DIRECTION, 0xff);
6ca308d4
TI		 2350 snd_ice1712_write(ice, ICE1712_IREG_GPIO_DATA,
2351 ICE1712_STDSP24_CLOCK_BIT);
1da177e4
LT		 2352 }
2353 snd_ice1712_write(ice, ICE1712_IREG_PRO_POWERDOWN, 0);
2354 if (!(ice->eeprom.data[ICE_EEP1_CODEC] & ICE1712_CFG_NO_CON_AC97)) {
2355 outb(ICE1712_AC97_WARM, ICEREG(ice, AC97_CMD));
2356 udelay(100);
2357 outb(0, ICEREG(ice, AC97_CMD));
2358 udelay(200);
2359 snd_ice1712_write(ice, ICE1712_IREG_CONSUMER_POWERDOWN, 0);
2360 }
2361 snd_ice1712_set_pro_rate(ice, 48000, 1);
ca051e8a
OZ		 2362 /* unmask used interrupts */
2363 outb(((ice->eeprom.data[ICE_EEP1_CODEC] & ICE1712_CFG_2xMPU401) == 0 ?
2364 ICE1712_IRQ_MPU2 : 0) |
2365 ((ice->eeprom.data[ICE_EEP1_CODEC] & ICE1712_CFG_NO_CON_AC97) ?
2366 ICE1712_IRQ_PBKDS | ICE1712_IRQ_CONCAP | ICE1712_IRQ_CONPBK : 0),
2367 ICEREG(ice, IRQMASK));
2368 outb(0x00, ICEMT(ice, IRQ));
1da177e4
LT		 2369
2370 return 0;
2371}
2372
e23e7a14 2373int snd_ice1712_spdif_build_controls(struct snd_ice1712 *ice)
1da177e4
LT		 2374{
2375 int err;
6ca308d4 2376 struct snd_kcontrol *kctl;
1da177e4 2377
da3cec35
TI		 2378 if (snd_BUG_ON(!ice->pcm_pro))
2379 return -EIO;
1da177e4
LT		 2380 err = snd_ctl_add(ice->card, kctl = snd_ctl_new1(&snd_ice1712_spdif_default, ice));
2381 if (err < 0)
2382 return err;
2383 kctl->id.device = ice->pcm_pro->device;
2384 err = snd_ctl_add(ice->card, kctl = snd_ctl_new1(&snd_ice1712_spdif_maskc, ice));
2385 if (err < 0)
2386 return err;
2387 kctl->id.device = ice->pcm_pro->device;
2388 err = snd_ctl_add(ice->card, kctl = snd_ctl_new1(&snd_ice1712_spdif_maskp, ice));
2389 if (err < 0)
2390 return err;
2391 kctl->id.device = ice->pcm_pro->device;
2392 err = snd_ctl_add(ice->card, kctl = snd_ctl_new1(&snd_ice1712_spdif_stream, ice));
2393 if (err < 0)
2394 return err;
2395 kctl->id.device = ice->pcm_pro->device;
2396 ice->spdif.stream_ctl = kctl;
2397 return 0;
2398}
2399
2400
e23e7a14 2401static int snd_ice1712_build_controls(struct snd_ice1712 *ice)
1da177e4
LT		 2402{
2403 int err;
2404
2405 err = snd_ctl_add(ice->card, snd_ctl_new1(&snd_ice1712_eeprom, ice));
2406 if (err < 0)
2407 return err;
2408 err = snd_ctl_add(ice->card, snd_ctl_new1(&snd_ice1712_pro_internal_clock, ice));
2409 if (err < 0)
2410 return err;
2411 err = snd_ctl_add(ice->card, snd_ctl_new1(&snd_ice1712_pro_internal_clock_default, ice));
2412 if (err < 0)
2413 return err;
2414
2415 err = snd_ctl_add(ice->card, snd_ctl_new1(&snd_ice1712_pro_rate_locking, ice));
2416 if (err < 0)
2417 return err;
2418 err = snd_ctl_add(ice->card, snd_ctl_new1(&snd_ice1712_pro_rate_reset, ice));
2419 if (err < 0)
2420 return err;
2421
2422 if (ice->num_total_dacs > 0) {
6ca308d4 2423 struct snd_kcontrol_new tmp = snd_ice1712_mixer_pro_analog_route;
1da177e4
LT		 2424 tmp.count = ice->num_total_dacs;
2425 err = snd_ctl_add(ice->card, snd_ctl_new1(&tmp, ice));
2426 if (err < 0)
2427 return err;
2428 }
2429
2430 err = snd_ctl_add(ice->card, snd_ctl_new1(&snd_ice1712_mixer_pro_spdif_route, ice));
2431 if (err < 0)
2432 return err;
2433
2434 err = snd_ctl_add(ice->card, snd_ctl_new1(&snd_ice1712_mixer_pro_volume_rate, ice));
2435 if (err < 0)
2436 return err;
387417b5
SM		 2437 return snd_ctl_add(ice->card,
2438 snd_ctl_new1(&snd_ice1712_mixer_pro_peak, ice));
1da177e4
LT		 2439}
2440
6ca308d4 2441static int snd_ice1712_free(struct snd_ice1712 *ice)
1da177e4 2442{
3d8cb466 2443 if (!ice->port)
1da177e4
LT		 2444 goto __hw_end;
2445 /* mask all interrupts */
890b13a3 2446 outb(ICE1712_MULTI_CAPTURE | ICE1712_MULTI_PLAYBACK, ICEMT(ice, IRQ));
1da177e4
LT		 2447 outb(0xff, ICEREG(ice, IRQMASK));
2448 /* --- */
3d8cb466 2449__hw_end:
f000fd80 2450 if (ice->irq >= 0)
6ca308d4 2451 free_irq(ice->irq, ice);
f000fd80 2452
1da177e4
LT		 2453 if (ice->port)
2454 pci_release_regions(ice->pci);
2455 snd_ice1712_akm4xxx_free(ice);
2456 pci_disable_device(ice->pci);
7cda8ba9 2457 kfree(ice->spec);
1da177e4
LT		 2458 kfree(ice);
2459 return 0;
2460}
2461
6ca308d4 2462static int snd_ice1712_dev_free(struct snd_device *device)
1da177e4 2463{
6ca308d4 2464 struct snd_ice1712 *ice = device->device_data;
1da177e4
LT		 2465 return snd_ice1712_free(ice);
2466}
2467
e23e7a14
BP		 2468static int snd_ice1712_create(struct snd_card *card,
2469 struct pci_dev *pci,
2470 const char *modelname,
2471 int omni,
2472 int cs8427_timeout,
2473 int dxr_enable,
2474 struct snd_ice1712 **r_ice1712)
1da177e4 2475{
6ca308d4 2476 struct snd_ice1712 *ice;
1da177e4 2477 int err;
efb0ad25 2478 static const struct snd_device_ops ops = {
1da177e4
LT		 2479 .dev_free = snd_ice1712_dev_free,
2480 };
2481
2482 *r_ice1712 = NULL;
2483
3d8cb466
AB		 2484 /* enable PCI device */
2485 err = pci_enable_device(pci);
2486 if (err < 0)
1da177e4
LT		 2487 return err;
2488 /* check, if we can restrict PCI DMA transfers to 28 bits */
412b979c
QL		 2489 if (dma_set_mask(&pci->dev, DMA_BIT_MASK(28)) < 0 ||
2490 dma_set_coherent_mask(&pci->dev, DMA_BIT_MASK(28)) < 0) {
6dfb5aff
TI		 2491 dev_err(card->dev,
2492 "architecture does not support 28bit PCI busmaster DMA\n");
1da177e4
LT		 2493 pci_disable_device(pci);
2494 return -ENXIO;
2495 }
2496
e560d8d8 2497 ice = kzalloc(sizeof(*ice), GFP_KERNEL);
1da177e4
LT		 2498 if (ice == NULL) {
2499 pci_disable_device(pci);
2500 return -ENOMEM;
2501 }
2502 ice->omni = omni ? 1 : 0;
2503 if (cs8427_timeout < 1)
2504 cs8427_timeout = 1;
2505 else if (cs8427_timeout > 1000)
2506 cs8427_timeout = 1000;
2507 ice->cs8427_timeout = cs8427_timeout;
531af462 2508 ice->dxr_enable = dxr_enable;
1da177e4 2509 spin_lock_init(&ice->reg_lock);
62932df8
IM		 2510 mutex_init(&ice->gpio_mutex);
2511 mutex_init(&ice->i2c_mutex);
2512 mutex_init(&ice->open_mutex);
1da177e4 2513 ice->gpio.set_mask = snd_ice1712_set_gpio_mask;
49470306 2514 ice->gpio.get_mask = snd_ice1712_get_gpio_mask;
1da177e4 2515 ice->gpio.set_dir = snd_ice1712_set_gpio_dir;
49470306 2516 ice->gpio.get_dir = snd_ice1712_get_gpio_dir;
1da177e4
LT		 2517 ice->gpio.set_data = snd_ice1712_set_gpio_data;
2518 ice->gpio.get_data = snd_ice1712_get_gpio_data;
2519
2520 ice->spdif.cs8403_bits =
2521 ice->spdif.cs8403_stream_bits = (0x01 | /* consumer format */
2522 0x10 | /* no emphasis */
2523 0x20); /* PCM encoder/decoder */
2524 ice->card = card;
2525 ice->pci = pci;
2526 ice->irq = -1;
2527 pci_set_master(pci);
ca051e8a 2528 /* disable legacy emulation */
1da177e4
LT		 2529 pci_write_config_word(ice->pci, 0x40, 0x807f);
2530 pci_write_config_word(ice->pci, 0x42, 0x0006);
2531 snd_ice1712_proc_init(ice);
1da177e4 2532
69a4cfdd
SC		 2533 card->private_data = ice;
2534
3d8cb466
AB		 2535 err = pci_request_regions(pci, "ICE1712");
2536 if (err < 0) {
1da177e4
LT		 2537 kfree(ice);
2538 pci_disable_device(pci);
2539 return err;
2540 }
2541 ice->port = pci_resource_start(pci, 0);
2542 ice->ddma_port = pci_resource_start(pci, 1);
2543 ice->dmapath_port = pci_resource_start(pci, 2);
2544 ice->profi_port = pci_resource_start(pci, 3);
2545
437a5a46 2546 if (request_irq(pci->irq, snd_ice1712_interrupt, IRQF_SHARED,
934c2b6d 2547 KBUILD_MODNAME, ice)) {
6dfb5aff 2548 dev_err(card->dev, "unable to grab IRQ %d\n", pci->irq);
1da177e4
LT		 2549 snd_ice1712_free(ice);
2550 return -EIO;
2551 }
3d8cb466 2552
1da177e4 2553 ice->irq = pci->irq;
1b97a87f 2554 card->sync_irq = ice->irq;
1da177e4
LT		 2555
2556 if (snd_ice1712_read_eeprom(ice, modelname) < 0) {
2557 snd_ice1712_free(ice);
2558 return -EIO;
2559 }
2560 if (snd_ice1712_chip_init(ice) < 0) {
2561 snd_ice1712_free(ice);
2562 return -EIO;
2563 }
2564
3d8cb466
AB		 2565 err = snd_device_new(card, SNDRV_DEV_LOWLEVEL, ice, &ops);
2566 if (err < 0) {
1da177e4 2567 snd_ice1712_free(ice);
3d8cb466 2568 return err;
1da177e4
LT		 2569 }
2570
1da177e4
LT		 2571 *r_ice1712 = ice;
2572 return 0;
2573}
2574
2575
2576/*
2577 *
2578 * Registration
2579 *
2580 */
2581
e23e7a14 2582static struct snd_ice1712_card_info no_matched;
1da177e4 2583
e23e7a14
BP		 2584static int snd_ice1712_probe(struct pci_dev *pci,
2585 const struct pci_device_id *pci_id)
1da177e4
LT		 2586{
2587 static int dev;
6ca308d4
TI		 2588 struct snd_card *card;
2589 struct snd_ice1712 *ice;
1da177e4 2590 int pcm_dev = 0, err;
aeb0215c 2591 const struct snd_ice1712_card_info * const *tbl, *c;
1da177e4
LT		 2592
2593 if (dev >= SNDRV_CARDS)
2594 return -ENODEV;
2595 if (!enable[dev]) {
2596 dev++;
2597 return -ENOENT;
2598 }
2599
60c5772b
TI		 2600 err = snd_card_new(&pci->dev, index[dev], id[dev], THIS_MODULE,
2601 0, &card);
e58de7ba
TI		 2602 if (err < 0)
2603 return err;
1da177e4
LT		 2604
2605 strcpy(card->driver, "ICE1712");
2606 strcpy(card->shortname, "ICEnsemble ICE1712");
3d8cb466
AB		 2607
2608 err = snd_ice1712_create(card, pci, model[dev], omni[dev],
2609 cs8427_timeout[dev], dxr_enable[dev], &ice);
2610 if (err < 0) {
1da177e4
LT		 2611 snd_card_free(card);
2612 return err;
2613 }
2614
2615 for (tbl = card_tables; *tbl; tbl++) {
2616 for (c = *tbl; c->subvendor; c++) {
2617 if (c->subvendor == ice->eeprom.subvendor) {
267bccaf 2618 ice->card_info = c;
1da177e4
LT		 2619 strcpy(card->shortname, c->name);
2620 if (c->driver) /* specific driver? */
2621 strcpy(card->driver, c->driver);
2622 if (c->chip_init) {
3d8cb466
AB		 2623 err = c->chip_init(ice);
2624 if (err < 0) {
1da177e4
LT		 2625 snd_card_free(card);
2626 return err;
2627 }
2628 }
2629 goto __found;
2630 }
2631 }
2632 }
2633 c = &no_matched;
2634 __found:
2635
08a4c10b 2636 err = snd_ice1712_pcm_profi(ice, pcm_dev++);
3d8cb466 2637 if (err < 0) {
1da177e4
LT		 2638 snd_card_free(card);
2639 return err;
2640 }
3d8cb466 2641
8cd2b264 2642 if (ice_has_con_ac97(ice)) {
08a4c10b 2643 err = snd_ice1712_pcm(ice, pcm_dev++);
3d8cb466 2644 if (err < 0) {
1da177e4
LT		 2645 snd_card_free(card);
2646 return err;
2647 }
8cd2b264 2648 }
1da177e4 2649
3d8cb466
AB		 2650 err = snd_ice1712_ac97_mixer(ice);
2651 if (err < 0) {
1da177e4
LT		 2652 snd_card_free(card);
2653 return err;
2654 }
2655
3d8cb466
AB		 2656 err = snd_ice1712_build_controls(ice);
2657 if (err < 0) {
1da177e4
LT		 2658 snd_card_free(card);
2659 return err;
2660 }
2661
2662 if (c->build_controls) {
3d8cb466
AB		 2663 err = c->build_controls(ice);
2664 if (err < 0) {
1da177e4
LT		 2665 snd_card_free(card);
2666 return err;
2667 }
2668 }
2669
8cd2b264 2670 if (ice_has_con_ac97(ice)) {
08a4c10b 2671 err = snd_ice1712_pcm_ds(ice, pcm_dev++);
3d8cb466 2672 if (err < 0) {
1da177e4
LT		 2673 snd_card_free(card);
2674 return err;
2675 }
8cd2b264 2676 }
1da177e4 2677
3d8cb466
AB		 2678 if (!c->no_mpu401) {
2679 err = snd_mpu401_uart_new(card, 0, MPU401_HW_ICE1712,
2680 ICEREG(ice, MPU1_CTRL),
dba8b469
CL		 2681 c->mpu401_1_info_flags |
2682 MPU401_INFO_INTEGRATED | MPU401_INFO_IRQ_HOOK,
2683 -1, &ice->rmidi[0]);
3d8cb466 2684 if (err < 0) {
1da177e4
LT		 2685 snd_card_free(card);
2686 return err;
2687 }
3bef229e 2688 if (c->mpu401_1_name)
25985edc 2689 /* Preferred name available in card_info */
3bef229e
AH		 2690 snprintf(ice->rmidi[0]->name,
2691 sizeof(ice->rmidi[0]->name),
2692 "%s %d", c->mpu401_1_name, card->number);
2693
2694 if (ice->eeprom.data[ICE_EEP1_CODEC] & ICE1712_CFG_2xMPU401) {
2695 /* 2nd port used */
3d8cb466
AB		 2696 err = snd_mpu401_uart_new(card, 1, MPU401_HW_ICE1712,
2697 ICEREG(ice, MPU2_CTRL),
dba8b469
CL		 2698 c->mpu401_2_info_flags |
2699 MPU401_INFO_INTEGRATED | MPU401_INFO_IRQ_HOOK,
2700 -1, &ice->rmidi[1]);
3d8cb466
AB		 2701
2702 if (err < 0) {
1da177e4
LT		 2703 snd_card_free(card);
2704 return err;
2705 }
3bef229e 2706 if (c->mpu401_2_name)
25985edc 2707 /* Preferred name available in card_info */
3bef229e
AH		 2708 snprintf(ice->rmidi[1]->name,
2709 sizeof(ice->rmidi[1]->name),
2710 "%s %d", c->mpu401_2_name,
2711 card->number);
2712 }
1da177e4
LT		 2713 }
2714
e957ebf1
JK		 2715 snd_ice1712_set_input_clock_source(ice, 0);
2716
1da177e4
LT		 2717 sprintf(card->longname, "%s at 0x%lx, irq %i",
2718 card->shortname, ice->port, ice->irq);
2719
3d8cb466
AB		 2720 err = snd_card_register(card);
2721 if (err < 0) {
1da177e4
LT		 2722 snd_card_free(card);
2723 return err;
2724 }
2725 pci_set_drvdata(pci, card);
2726 dev++;
2727 return 0;
2728}
2729
e23e7a14 2730static void snd_ice1712_remove(struct pci_dev *pci)
1da177e4 2731{
267bccaf
OZ		 2732 struct snd_card *card = pci_get_drvdata(pci);
2733 struct snd_ice1712 *ice = card->private_data;
2734
2735 if (ice->card_info && ice->card_info->chip_exit)
2736 ice->card_info->chip_exit(ice);
2737 snd_card_free(card);
1da177e4
LT		 2738}
2739
ca051e8a
OZ		 2740#ifdef CONFIG_PM_SLEEP
2741static int snd_ice1712_suspend(struct device *dev)
2742{
ca051e8a
OZ		 2743 struct snd_card *card = dev_get_drvdata(dev);
2744 struct snd_ice1712 *ice = card->private_data;
2745
2746 if (!ice->pm_suspend_enabled)
2747 return 0;
2748
2749 snd_power_change_state(card, SNDRV_CTL_POWER_D3hot);
2750
ca051e8a
OZ		 2751 snd_ac97_suspend(ice->ac97);
2752
6ea0cae7
OZ		 2753 spin_lock_irq(&ice->reg_lock);
2754 ice->pm_saved_is_spdif_master = is_spdif_master(ice);
2755 ice->pm_saved_spdif_ctrl = inw(ICEMT(ice, ROUTE_SPDOUT));
2756 ice->pm_saved_route = inw(ICEMT(ice, ROUTE_PSDOUT03));
2757 spin_unlock_irq(&ice->reg_lock);
2758
ca051e8a
OZ		 2759 if (ice->pm_suspend)
2760 ice->pm_suspend(ice);
ca051e8a
OZ		 2761 return 0;
2762}
2763
2764static int snd_ice1712_resume(struct device *dev)
2765{
ca051e8a
OZ		 2766 struct snd_card *card = dev_get_drvdata(dev);
2767 struct snd_ice1712 *ice = card->private_data;
6ea0cae7 2768 int rate;
ca051e8a
OZ		 2769
2770 if (!ice->pm_suspend_enabled)
2771 return 0;
2772
6ea0cae7
OZ		 2773 if (ice->cur_rate)
2774 rate = ice->cur_rate;
2775 else
2776 rate = PRO_RATE_DEFAULT;
2777
ca051e8a
OZ		 2778 if (snd_ice1712_chip_init(ice) < 0) {
2779 snd_card_disconnect(card);
2780 return -EIO;
2781 }
2782
6ea0cae7
OZ		 2783 ice->cur_rate = rate;
2784
ca051e8a
OZ		 2785 if (ice->pm_resume)
2786 ice->pm_resume(ice);
2787
6ea0cae7
OZ		 2788 if (ice->pm_saved_is_spdif_master) {
2789 /* switching to external clock via SPDIF */
2790 spin_lock_irq(&ice->reg_lock);
2791 outb(inb(ICEMT(ice, RATE)) | ICE1712_SPDIF_MASTER,
2792 ICEMT(ice, RATE));
2793 spin_unlock_irq(&ice->reg_lock);
2794 snd_ice1712_set_input_clock_source(ice, 1);
2795 } else {
2796 /* internal on-card clock */
2797 snd_ice1712_set_pro_rate(ice, rate, 1);
2798 snd_ice1712_set_input_clock_source(ice, 0);
2799 }
2800
2801 outw(ice->pm_saved_spdif_ctrl, ICEMT(ice, ROUTE_SPDOUT));
2802 outw(ice->pm_saved_route, ICEMT(ice, ROUTE_PSDOUT03));
2803
ae1b2265 2804 snd_ac97_resume(ice->ac97);
ca051e8a
OZ		 2805
2806 snd_power_change_state(card, SNDRV_CTL_POWER_D0);
2807 return 0;
2808}
2809
2810static SIMPLE_DEV_PM_OPS(snd_ice1712_pm, snd_ice1712_suspend, snd_ice1712_resume);
2811#define SND_VT1712_PM_OPS &snd_ice1712_pm
2812#else
2813#define SND_VT1712_PM_OPS NULL
2814#endif /* CONFIG_PM_SLEEP */
2815
e9f66d9b 2816static struct pci_driver ice1712_driver = {
3733e424 2817 .name = KBUILD_MODNAME,
1da177e4
LT		 2818 .id_table = snd_ice1712_ids,
2819 .probe = snd_ice1712_probe,
e23e7a14 2820 .remove = snd_ice1712_remove,
ca051e8a
OZ		 2821 .driver = {
2822 .pm = SND_VT1712_PM_OPS,
2823 },
1da177e4
LT		 2824};
2825
e9f66d9b 2826module_pci_driver(ice1712_driver);
A mirror of Linus' kernel repository