]> git.ipfire.org Git - thirdparty/u-boot.git/blame - src/arm/renesas/r8a7745-iwg22d-sodimm-dbhd-ca.dts
Squashed 'dts/upstream/' changes from aaba2d45dc2a..b35b9bd1d4ee
[thirdparty/u-boot.git] / src / arm / renesas / r8a7745-iwg22d-sodimm-dbhd-ca.dts
CommitLineData
53633a89
TR
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Device Tree Source for the iWave-RZG1E SODIMM carrier board + HDMI daughter
4 * board
5 *
6 * Copyright (C) 2017 Renesas Electronics Corp.
7 */
8
9#include "r8a7745-iwg22d-sodimm.dts"
10
11/ {
12 model = "iWave RainboW-G22D-SODIMM RZ/G1E based board with HDMI add-on";
13 compatible = "iwave,g22d", "iwave,g22m", "renesas,r8a7745";
14
15 aliases {
16 serial0 = &scif1;
17 serial4 = &scif5;
18 serial6 = &hscif2;
19 };
20
21 cec_clock: cec-clock {
22 compatible = "fixed-clock";
23 #clock-cells = <0>;
24 clock-frequency = <12000000>;
25 };
26
27 hdmi-out {
28 compatible = "hdmi-connector";
29 type = "a";
30
31 port {
32 hdmi_con: endpoint {
33 remote-endpoint = <&adv7511_out>;
34 };
35 };
36 };
93743d24
TR
37
38 reg_1p8v: regulator-1p8v {
39 compatible = "regulator-fixed";
40 regulator-name = "1P8V";
41 regulator-min-microvolt = <1800000>;
42 regulator-max-microvolt = <1800000>;
43 regulator-boot-on;
44 regulator-always-on;
45 };
53633a89
TR
46};
47
48&du {
49 pinctrl-0 = <&du0_pins>;
50 pinctrl-names = "default";
51
52 status = "okay";
53
54 ports {
55 port@0 {
56 endpoint {
57 remote-endpoint = <&adv7511_in>;
58 };
59 };
60 };
61};
62
63&can1 {
64 pinctrl-0 = <&can1_pins>;
65 pinctrl-names = "default";
66
67 status = "okay";
68};
69
70&hscif2 {
71 pinctrl-0 = <&hscif2_pins>;
72 pinctrl-names = "default";
73
74 status = "okay";
75};
76
77&i2c1 {
78 pinctrl-0 = <&i2c1_pins>;
79 pinctrl-names = "default";
80
81 status = "okay";
82 clock-frequency = <400000>;
83
84 hdmi@39 {
85 compatible = "adi,adv7511w";
86 reg = <0x39>;
87 interrupt-parent = <&gpio1>;
88 interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
89 clocks = <&cec_clock>;
90 clock-names = "cec";
91 pd-gpios = <&gpio2 24 GPIO_ACTIVE_HIGH>;
92
93743d24
TR
93 avdd-supply = <&reg_1p8v>;
94 dvdd-supply = <&reg_1p8v>;
95 pvdd-supply = <&reg_1p8v>;
96 dvdd-3v-supply = <&reg_3p3v>;
97 bgvdd-supply = <&reg_1p8v>;
98
53633a89
TR
99 adi,input-depth = <8>;
100 adi,input-colorspace = "rgb";
101 adi,input-clock = "1x";
102
103 ports {
104 #address-cells = <1>;
105 #size-cells = <0>;
106
107 port@0 {
108 reg = <0>;
109 adv7511_in: endpoint {
110 remote-endpoint = <&du_out_rgb0>;
111 };
112 };
113
114 port@1 {
115 reg = <1>;
116 adv7511_out: endpoint {
117 remote-endpoint = <&hdmi_con>;
118 };
119 };
120 };
121 };
122};
123
124&lcd_panel {
125 status = "disabled";
126
127 /delete-node/ port;
128};
129
130&pfc {
131 can1_pins: can1 {
132 groups = "can1_data_b";
133 function = "can1";
134 };
135
136 du0_pins: du0 {
137 groups = "du0_rgb888", "du0_sync", "du0_disp", "du0_clk0_out";
138 function = "du0";
139 };
140
141 hscif2_pins: hscif2 {
142 groups = "hscif2_data";
143 function = "hscif2";
144 };
145
146 i2c1_pins: i2c1 {
147 groups = "i2c1_d";
148 function = "i2c1";
149 };
150
151 scif1_pins: scif1 {
152 groups = "scif1_data";
153 function = "scif1";
154 };
155
156 scif5_pins: scif5 {
157 groups = "scif5_data_d";
158 function = "scif5";
159 };
160};
161
162&scif1 {
163 pinctrl-0 = <&scif1_pins>;
164 pinctrl-names = "default";
165
166 status = "okay";
167};
168
169&scif5 {
170 pinctrl-0 = <&scif5_pins>;
171 pinctrl-names = "default";
172
173 status = "okay";
174};