]>
Commit | Line | Data |
---|---|---|
1 | /* | |
2 | * (C) Copyright 2016 Beniamino Galvani <b.galvani@gmail.com> | |
3 | * | |
4 | * SPDX-License-Identifier: GPL-2.0+ | |
5 | */ | |
6 | ||
7 | #include <common.h> | |
8 | #include <dm.h> | |
9 | #include <asm/io.h> | |
10 | #include <asm/arch/gxbb.h> | |
11 | #include <asm/arch/sm.h> | |
12 | #include <asm/arch/eth.h> | |
13 | #include <asm/arch/mem.h> | |
14 | ||
15 | #define EFUSE_SN_OFFSET 20 | |
16 | #define EFUSE_SN_SIZE 16 | |
17 | #define EFUSE_MAC_OFFSET 52 | |
18 | #define EFUSE_MAC_SIZE 6 | |
19 | ||
20 | int board_init(void) | |
21 | { | |
22 | return 0; | |
23 | } | |
24 | ||
25 | int misc_init_r(void) | |
26 | { | |
27 | u8 mac_addr[EFUSE_MAC_SIZE]; | |
28 | char serial[EFUSE_SN_SIZE]; | |
29 | ssize_t len; | |
30 | ||
31 | meson_gx_eth_init(PHY_INTERFACE_MODE_RGMII, 0); | |
32 | ||
33 | /* Enable power and clock gate */ | |
34 | setbits_le32(GXBB_GCLK_MPEG_0, GXBB_GCLK_MPEG_0_I2C); | |
35 | ||
36 | /* Reset PHY on GPIOZ_14 */ | |
37 | clrbits_le32(GXBB_GPIO_EN(3), BIT(14)); | |
38 | clrbits_le32(GXBB_GPIO_OUT(3), BIT(14)); | |
39 | mdelay(10); | |
40 | setbits_le32(GXBB_GPIO_OUT(3), BIT(14)); | |
41 | ||
42 | if (!eth_env_get_enetaddr("ethaddr", mac_addr)) { | |
43 | len = meson_sm_read_efuse(EFUSE_MAC_OFFSET, | |
44 | mac_addr, EFUSE_MAC_SIZE); | |
45 | if (len == EFUSE_MAC_SIZE && is_valid_ethaddr(mac_addr)) | |
46 | eth_env_set_enetaddr("ethaddr", mac_addr); | |
47 | } | |
48 | ||
49 | if (!env_get("serial#")) { | |
50 | len = meson_sm_read_efuse(EFUSE_SN_OFFSET, serial, | |
51 | EFUSE_SN_SIZE); | |
52 | if (len == EFUSE_SN_SIZE) | |
53 | env_set("serial#", serial); | |
54 | } | |
55 | ||
56 | return 0; | |
57 | } | |
58 | ||
59 | int ft_board_setup(void *blob, bd_t *bd) | |
60 | { | |
61 | meson_gx_init_reserved_memory(blob); | |
62 | ||
63 | return 0; | |
64 | } |