]>
Commit | Line | Data |
---|---|---|
1 | CONFIG_ARM=y | |
2 | CONFIG_SPL_SYS_DCACHE_OFF=y | |
3 | CONFIG_ARCH_ZYNQ=y | |
4 | CONFIG_SYS_TEXT_BASE=0x4000000 | |
5 | CONFIG_SPL_STACK_R_ADDR=0x200000 | |
6 | CONFIG_SPL=y | |
7 | CONFIG_DEBUG_UART_BASE=0xe0001000 | |
8 | CONFIG_DEBUG_UART_CLOCK=50000000 | |
9 | CONFIG_IDENT_STRING=" Xilinx Zynq ZC770 XM010" | |
10 | CONFIG_DEBUG_UART=y | |
11 | CONFIG_DISTRO_DEFAULTS=y | |
12 | CONFIG_FIT=y | |
13 | CONFIG_FIT_SIGNATURE=y | |
14 | CONFIG_FIT_VERBOSE=y | |
15 | CONFIG_IMAGE_FORMAT_LEGACY=y | |
16 | CONFIG_SPL_STACK_R=y | |
17 | CONFIG_SPL_OS_BOOT=y | |
18 | CONFIG_SPL_SPI_LOAD=y | |
19 | CONFIG_SYS_PROMPT="Zynq> " | |
20 | # CONFIG_CMD_FLASH is not set | |
21 | CONFIG_CMD_FPGA_LOADBP=y | |
22 | CONFIG_CMD_FPGA_LOADFS=y | |
23 | CONFIG_CMD_FPGA_LOADMK=y | |
24 | CONFIG_CMD_FPGA_LOADP=y | |
25 | CONFIG_CMD_GPIO=y | |
26 | CONFIG_CMD_MMC=y | |
27 | CONFIG_CMD_SF=y | |
28 | # CONFIG_CMD_SETEXPR is not set | |
29 | CONFIG_CMD_TFTPPUT=y | |
30 | CONFIG_CMD_CACHE=y | |
31 | CONFIG_CMD_EXT4_WRITE=y | |
32 | # CONFIG_SPL_DOS_PARTITION is not set | |
33 | # CONFIG_SPL_EFI_PARTITION is not set | |
34 | CONFIG_DEFAULT_DEVICE_TREE="zynq-zc770-xm010" | |
35 | CONFIG_ENV_IS_IN_SPI_FLASH=y | |
36 | CONFIG_NET_RANDOM_ETHADDR=y | |
37 | CONFIG_SPL_DM_SEQ_ALIAS=y | |
38 | CONFIG_FPGA_XILINX=y | |
39 | CONFIG_FPGA_ZYNQPL=y | |
40 | CONFIG_DM_GPIO=y | |
41 | CONFIG_MMC_SDHCI=y | |
42 | CONFIG_MMC_SDHCI_ZYNQ=y | |
43 | CONFIG_SPI_FLASH=y | |
44 | CONFIG_SF_DEFAULT_SPEED=30000000 | |
45 | CONFIG_SPI_FLASH_ISSI=y | |
46 | CONFIG_SPI_FLASH_MACRONIX=y | |
47 | CONFIG_SPI_FLASH_SPANSION=y | |
48 | CONFIG_SPI_FLASH_STMICRO=y | |
49 | CONFIG_SPI_FLASH_SST=y | |
50 | CONFIG_SPI_FLASH_WINBOND=y | |
51 | CONFIG_PHY_MARVELL=y | |
52 | CONFIG_PHY_REALTEK=y | |
53 | CONFIG_PHY_XILINX=y | |
54 | CONFIG_MII=y | |
55 | CONFIG_ZYNQ_GEM=y | |
56 | CONFIG_DEBUG_UART_ZYNQ=y | |
57 | CONFIG_ZYNQ_SERIAL=y | |
58 | CONFIG_ZYNQ_SPI=y | |
59 | CONFIG_ZYNQ_QSPI=y |