]> git.ipfire.org Git - thirdparty/u-boot.git/blob - arch/arm/Kconfig
326d5c0daadf1615aeb200b44e6e0e03b4f5d9b6
[thirdparty/u-boot.git] / arch / arm / Kconfig
1 menu "ARM architecture"
2 depends on ARM
3
4 config SYS_ARCH
5 default "arm"
6
7 config ARM64
8 bool
9 select PHYS_64BIT
10 select SYS_CACHE_SHIFT_6
11
12 if ARM64
13 config POSITION_INDEPENDENT
14 bool "Generate position-independent pre-relocation code"
15 help
16 U-Boot expects to be linked to a specific hard-coded address, and to
17 be loaded to and run from that address. This option lifts that
18 restriction, thus allowing the code to be loaded to and executed
19 from almost any address. This logic relies on the relocation
20 information that is embedded into the binary to support U-Boot
21 relocating itself to the top-of-RAM later during execution.
22
23 config SYS_INIT_SP_BSS_OFFSET
24 int
25 help
26 U-Boot typically uses a hard-coded value for the stack pointer
27 before relocation. Define this option to instead calculate the
28 initial SP at run-time. This is useful to avoid hard-coding addresses
29 into U-Boot, so that can be loaded and executed at arbitrary
30 addresses and thus avoid using arbitrary addresses at runtime. This
31 option's value is the offset added to &_bss_start in order to
32 calculate the stack pointer. This offset should be large enough so
33 that the early malloc region, global data (gd), and early stack usage
34 do not overlap any appended DTB.
35
36 config LINUX_KERNEL_IMAGE_HEADER
37 bool
38 help
39 Place a Linux kernel image header at the start of the U-Boot binary.
40 The format of the header is described in the Linux kernel source at
41 Documentation/arm64/booting.txt. This feature is useful since the
42 image header reports the amount of memory (BSS and similar) that
43 U-Boot needs to use, but which isn't part of the binary.
44
45 if LINUX_KERNEL_IMAGE_HEADER
46 config LNX_KRNL_IMG_TEXT_OFFSET_BASE
47 hex
48 help
49 The value subtracted from CONFIG_SYS_TEXT_BASE to calculate the
50 TEXT_OFFSET value written in to the Linux kernel image header.
51 endif
52 endif
53
54 config STATIC_RELA
55 bool
56 default y if ARM64 && !POSITION_INDEPENDENT
57
58 config DMA_ADDR_T_64BIT
59 bool
60 default y if ARM64
61
62 config HAS_VBAR
63 bool
64
65 config HAS_THUMB2
66 bool
67
68 # Used for compatibility with asm files copied from the kernel
69 config ARM_ASM_UNIFIED
70 bool
71 default y
72
73 # Used for compatibility with asm files copied from the kernel
74 config THUMB2_KERNEL
75 bool
76
77 config SYS_ARM_CACHE_CP15
78 bool "CP15 based cache enabling support"
79 help
80 Select this if your processor suports enabling caches by using
81 CP15 registers.
82
83 config SYS_ARM_MMU
84 bool "MMU-based Paged Memory Management Support"
85 select SYS_ARM_CACHE_CP15
86 help
87 Select if you want MMU-based virtualised addressing space
88 support by paged memory management.
89
90 config SYS_ARM_MPU
91 bool 'Use the ARM v7 PMSA Compliant MPU'
92 help
93 Some ARM systems without an MMU have instead a Memory Protection
94 Unit (MPU) that defines the type and permissions for regions of
95 memory.
96 If your CPU has an MPU then you should choose 'y' here unless you
97 know that you do not want to use the MPU.
98
99 # If set, the workarounds for these ARM errata are applied early during U-Boot
100 # startup. Note that in general these options force the workarounds to be
101 # applied; no CPU-type/version detection exists, unlike the similar options in
102 # the Linux kernel. Do not set these options unless they apply! Also note that
103 # the following can be machine specific errata. These do have ability to
104 # provide rudimentary version and machine specific checks, but expect no
105 # product checks:
106 # CONFIG_ARM_ERRATA_430973
107 # CONFIG_ARM_ERRATA_454179
108 # CONFIG_ARM_ERRATA_621766
109 # CONFIG_ARM_ERRATA_798870
110 # CONFIG_ARM_ERRATA_801819
111 # CONFIG_ARM_CORTEX_A8_CVE_2017_5715
112 # CONFIG_ARM_CORTEX_A15_CVE_2017_5715
113
114 config ARM_ERRATA_430973
115 bool
116
117 config ARM_ERRATA_454179
118 bool
119
120 config ARM_ERRATA_621766
121 bool
122
123 config ARM_ERRATA_716044
124 bool
125
126 config ARM_ERRATA_725233
127 bool
128
129 config ARM_ERRATA_742230
130 bool
131
132 config ARM_ERRATA_743622
133 bool
134
135 config ARM_ERRATA_751472
136 bool
137
138 config ARM_ERRATA_761320
139 bool
140
141 config ARM_ERRATA_773022
142 bool
143
144 config ARM_ERRATA_774769
145 bool
146
147 config ARM_ERRATA_794072
148 bool
149
150 config ARM_ERRATA_798870
151 bool
152
153 config ARM_ERRATA_801819
154 bool
155
156 config ARM_ERRATA_826974
157 bool
158
159 config ARM_ERRATA_828024
160 bool
161
162 config ARM_ERRATA_829520
163 bool
164
165 config ARM_ERRATA_833069
166 bool
167
168 config ARM_ERRATA_833471
169 bool
170
171 config ARM_ERRATA_845369
172 bool
173
174 config ARM_ERRATA_852421
175 bool
176
177 config ARM_ERRATA_852423
178 bool
179
180 config ARM_ERRATA_855873
181 bool
182
183 config ARM_CORTEX_A8_CVE_2017_5715
184 bool
185
186 config ARM_CORTEX_A15_CVE_2017_5715
187 bool
188
189 config CPU_ARM720T
190 bool
191 select SYS_CACHE_SHIFT_5
192 imply SYS_ARM_MMU
193
194 config CPU_ARM920T
195 bool
196 select SYS_CACHE_SHIFT_5
197 imply SYS_ARM_MMU
198
199 config CPU_ARM926EJS
200 bool
201 select SYS_CACHE_SHIFT_5
202 imply SYS_ARM_MMU
203
204 config CPU_ARM946ES
205 bool
206 select SYS_CACHE_SHIFT_5
207 imply SYS_ARM_MMU
208
209 config CPU_ARM1136
210 bool
211 select SYS_CACHE_SHIFT_5
212 imply SYS_ARM_MMU
213
214 config CPU_ARM1176
215 bool
216 select HAS_VBAR
217 select SYS_CACHE_SHIFT_5
218 imply SYS_ARM_MMU
219
220 config CPU_V7A
221 bool
222 select HAS_THUMB2
223 select HAS_VBAR
224 select SYS_CACHE_SHIFT_6
225 imply SYS_ARM_MMU
226
227 config CPU_V7M
228 bool
229 select HAS_THUMB2
230 select SYS_ARM_MPU
231 select SYS_CACHE_SHIFT_5
232 select SYS_THUMB_BUILD
233 select THUMB2_KERNEL
234
235 config CPU_V7R
236 bool
237 select HAS_THUMB2
238 select SYS_ARM_CACHE_CP15
239 select SYS_ARM_MPU
240 select SYS_CACHE_SHIFT_6
241
242 config CPU_PXA
243 bool
244 select SYS_CACHE_SHIFT_5
245 imply SYS_ARM_MMU
246
247 config CPU_SA1100
248 bool
249 select SYS_CACHE_SHIFT_5
250 imply SYS_ARM_MMU
251
252 config SYS_CPU
253 default "arm720t" if CPU_ARM720T
254 default "arm920t" if CPU_ARM920T
255 default "arm926ejs" if CPU_ARM926EJS
256 default "arm946es" if CPU_ARM946ES
257 default "arm1136" if CPU_ARM1136
258 default "arm1176" if CPU_ARM1176
259 default "armv7" if CPU_V7A
260 default "armv7" if CPU_V7R
261 default "armv7m" if CPU_V7M
262 default "pxa" if CPU_PXA
263 default "sa1100" if CPU_SA1100
264 default "armv8" if ARM64
265
266 config SYS_ARM_ARCH
267 int
268 default 4 if CPU_ARM720T
269 default 4 if CPU_ARM920T
270 default 5 if CPU_ARM926EJS
271 default 5 if CPU_ARM946ES
272 default 6 if CPU_ARM1136
273 default 6 if CPU_ARM1176
274 default 7 if CPU_V7A
275 default 7 if CPU_V7M
276 default 7 if CPU_V7R
277 default 5 if CPU_PXA
278 default 4 if CPU_SA1100
279 default 8 if ARM64
280
281 config SYS_CACHE_SHIFT_5
282 bool
283
284 config SYS_CACHE_SHIFT_6
285 bool
286
287 config SYS_CACHE_SHIFT_7
288 bool
289
290 config SYS_CACHELINE_SIZE
291 int
292 default 128 if SYS_CACHE_SHIFT_7
293 default 64 if SYS_CACHE_SHIFT_6
294 default 32 if SYS_CACHE_SHIFT_5
295
296 config SYS_ARCH_TIMER
297 bool "ARM Generic Timer support"
298 depends on CPU_V7A || ARM64
299 default y if ARM64
300 help
301 The ARM Generic Timer (aka arch-timer) provides an architected
302 interface to a timer source on an SoC.
303 It is mandantory for ARMv8 implementation and widely available
304 on ARMv7 systems.
305
306 config ARM_SMCCC
307 bool "Support for ARM SMC Calling Convention (SMCCC)"
308 depends on CPU_V7A || ARM64
309 select ARM_PSCI_FW
310 help
311 Say Y here if you want to enable ARM SMC Calling Convention.
312 This should be enabled if U-Boot needs to communicate with system
313 firmware (for example, PSCI) according to SMCCC.
314
315 config SEMIHOSTING
316 bool "support boot from semihosting"
317 help
318 In emulated environments, semihosting is a way for
319 the hosted environment to call out to the emulator to
320 retrieve files from the host machine.
321
322 config SYS_THUMB_BUILD
323 bool "Build U-Boot using the Thumb instruction set"
324 depends on !ARM64
325 help
326 Use this flag to build U-Boot using the Thumb instruction set for
327 ARM architectures. Thumb instruction set provides better code
328 density. For ARM architectures that support Thumb2 this flag will
329 result in Thumb2 code generated by GCC.
330
331 config SPL_SYS_THUMB_BUILD
332 bool "Build SPL using the Thumb instruction set"
333 default y if SYS_THUMB_BUILD
334 depends on !ARM64
335 help
336 Use this flag to build SPL using the Thumb instruction set for
337 ARM architectures. Thumb instruction set provides better code
338 density. For ARM architectures that support Thumb2 this flag will
339 result in Thumb2 code generated by GCC.
340
341 config SYS_L2CACHE_OFF
342 bool "L2cache off"
343 help
344 If SoC does not support L2CACHE or one do not want to enable
345 L2CACHE, choose this option.
346
347 config ENABLE_ARM_SOC_BOOT0_HOOK
348 bool "prepare BOOT0 header"
349 help
350 If the SoC's BOOT0 requires a header area filled with (magic)
351 values, then choose this option, and create a file included as
352 <asm/arch/boot0.h> which contains the required assembler code.
353
354 config ARM_CORTEX_CPU_IS_UP
355 bool
356 default n
357
358 config USE_ARCH_MEMCPY
359 bool "Use an assembly optimized implementation of memcpy"
360 default y
361 depends on !ARM64
362 help
363 Enable the generation of an optimized version of memcpy.
364 Such implementation may be faster under some conditions
365 but may increase the binary size.
366
367 config SPL_USE_ARCH_MEMCPY
368 bool "Use an assembly optimized implementation of memcpy for SPL"
369 default y if USE_ARCH_MEMCPY
370 depends on !ARM64
371 help
372 Enable the generation of an optimized version of memcpy.
373 Such implementation may be faster under some conditions
374 but may increase the binary size.
375
376 config USE_ARCH_MEMSET
377 bool "Use an assembly optimized implementation of memset"
378 default y
379 depends on !ARM64
380 help
381 Enable the generation of an optimized version of memset.
382 Such implementation may be faster under some conditions
383 but may increase the binary size.
384
385 config SPL_USE_ARCH_MEMSET
386 bool "Use an assembly optimized implementation of memset for SPL"
387 default y if USE_ARCH_MEMSET
388 depends on !ARM64
389 help
390 Enable the generation of an optimized version of memset.
391 Such implementation may be faster under some conditions
392 but may increase the binary size.
393
394 config ARM64_SUPPORT_AARCH32
395 bool "ARM64 system support AArch32 execution state"
396 default y if ARM64 && !TARGET_THUNDERX_88XX
397 help
398 This ARM64 system supports AArch32 execution state.
399
400 choice
401 prompt "Target select"
402 default TARGET_HIKEY
403
404 config ARCH_AT91
405 bool "Atmel AT91"
406 select SPL_BOARD_INIT if SPL && !TARGET_SMARTWEB
407
408 config TARGET_EDB93XX
409 bool "Support edb93xx"
410 select CPU_ARM920T
411 select PL010_SERIAL
412
413 config TARGET_ASPENITE
414 bool "Support aspenite"
415 select CPU_ARM926EJS
416
417 config TARGET_GPLUGD
418 bool "Support gplugd"
419 select CPU_ARM926EJS
420
421 config ARCH_DAVINCI
422 bool "TI DaVinci"
423 select CPU_ARM926EJS
424 imply CMD_SAVES
425 help
426 Support for TI's DaVinci platform.
427
428 config KIRKWOOD
429 bool "Marvell Kirkwood"
430 select ARCH_MISC_INIT
431 select BOARD_EARLY_INIT_F
432 select CPU_ARM926EJS
433
434 config ARCH_MVEBU
435 bool "Marvell MVEBU family (Armada XP/375/38x/3700/7K/8K)"
436 select DM
437 select DM_ETH
438 select DM_SERIAL
439 select DM_SPI
440 select DM_SPI_FLASH
441 select OF_CONTROL
442 select OF_SEPARATE
443 select SPI
444 imply CMD_DM
445
446 config TARGET_APF27
447 bool "Support apf27"
448 select CPU_ARM926EJS
449 select SUPPORT_SPL
450
451 config ORION5X
452 bool "Marvell Orion"
453 select CPU_ARM926EJS
454
455 config TARGET_SPEAR300
456 bool "Support spear300"
457 select BOARD_EARLY_INIT_F
458 select CPU_ARM926EJS
459 select PL011_SERIAL
460 imply CMD_SAVES
461
462 config TARGET_SPEAR310
463 bool "Support spear310"
464 select BOARD_EARLY_INIT_F
465 select CPU_ARM926EJS
466 select PL011_SERIAL
467 imply CMD_SAVES
468
469 config TARGET_SPEAR320
470 bool "Support spear320"
471 select BOARD_EARLY_INIT_F
472 select CPU_ARM926EJS
473 select PL011_SERIAL
474 imply CMD_SAVES
475
476 config TARGET_SPEAR600
477 bool "Support spear600"
478 select BOARD_EARLY_INIT_F
479 select CPU_ARM926EJS
480 select PL011_SERIAL
481 imply CMD_SAVES
482
483 config TARGET_STV0991
484 bool "Support stv0991"
485 select CPU_V7A
486 select DM
487 select DM_SERIAL
488 select DM_SPI
489 select DM_SPI_FLASH
490 select PL01X_SERIAL
491 select SPI
492 select SPI_FLASH
493 imply CMD_DM
494
495 config TARGET_X600
496 bool "Support x600"
497 select BOARD_LATE_INIT
498 select CPU_ARM926EJS
499 select PL011_SERIAL
500 select SUPPORT_SPL
501
502 config TARGET_WOODBURN
503 bool "Support woodburn"
504 select CPU_ARM1136
505
506 config TARGET_WOODBURN_SD
507 bool "Support woodburn_sd"
508 select CPU_ARM1136
509 select SUPPORT_SPL
510
511 config TARGET_FLEA3
512 bool "Support flea3"
513 select CPU_ARM1136
514
515 config TARGET_MX35PDK
516 bool "Support mx35pdk"
517 select BOARD_LATE_INIT
518 select CPU_ARM1136
519
520 config ARCH_BCM283X
521 bool "Broadcom BCM283X family"
522 select DM
523 select DM_GPIO
524 select DM_SERIAL
525 select OF_CONTROL
526 select PL01X_SERIAL
527 select SERIAL_SEARCH_ALL
528 imply CMD_DM
529 imply FAT_WRITE
530
531 config TARGET_VEXPRESS_CA15_TC2
532 bool "Support vexpress_ca15_tc2"
533 select CPU_V7A
534 select CPU_V7_HAS_NONSEC
535 select CPU_V7_HAS_VIRT
536 select PL011_SERIAL
537
538 config ARCH_BCMSTB
539 bool "Broadcom BCM7XXX family"
540 select CPU_V7A
541 select DM
542 select OF_CONTROL
543 select OF_PRIOR_STAGE
544 imply CMD_DM
545 help
546 This enables support for Broadcom ARM-based set-top box
547 chipsets, including the 7445 family of chips.
548
549 config TARGET_VEXPRESS_CA5X2
550 bool "Support vexpress_ca5x2"
551 select CPU_V7A
552 select PL011_SERIAL
553
554 config TARGET_VEXPRESS_CA9X4
555 bool "Support vexpress_ca9x4"
556 select CPU_V7A
557 select PL011_SERIAL
558
559 config TARGET_BCM23550_W1D
560 bool "Support bcm23550_w1d"
561 select CPU_V7A
562 imply CRC32_VERIFY
563 imply FAT_WRITE
564
565 config TARGET_BCM28155_AP
566 bool "Support bcm28155_ap"
567 select CPU_V7A
568 imply CRC32_VERIFY
569 imply FAT_WRITE
570
571 config TARGET_BCMCYGNUS
572 bool "Support bcmcygnus"
573 select CPU_V7A
574 imply BCM_SF2_ETH
575 imply BCM_SF2_ETH_GMAC
576 imply CMD_HASH
577 imply CRC32_VERIFY
578 imply FAT_WRITE
579 imply HASH_VERIFY
580 imply NETDEVICES
581
582 config TARGET_BCMNSP
583 bool "Support bcmnsp"
584 select CPU_V7A
585
586 config TARGET_BCMNS2
587 bool "Support Broadcom Northstar2"
588 select ARM64
589 help
590 Support for Broadcom Northstar 2 SoCs. NS2 is a quad-core 64-bit
591 ARMv8 Cortex-A57 processors targeting a broad range of networking
592 applications
593
594 config ARCH_EXYNOS
595 bool "Samsung EXYNOS"
596 select DM
597 select DM_GPIO
598 select DM_I2C
599 select DM_KEYBOARD
600 select DM_SERIAL
601 select DM_SPI
602 select DM_SPI_FLASH
603 select SPI
604 imply CMD_DM
605 imply FAT_WRITE
606
607 config ARCH_S5PC1XX
608 bool "Samsung S5PC1XX"
609 select CPU_V7A
610 select DM
611 select DM_GPIO
612 select DM_I2C
613 select DM_SERIAL
614 imply CMD_DM
615
616 config ARCH_HIGHBANK
617 bool "Calxeda Highbank"
618 select CPU_V7A
619 select PL011_SERIAL
620
621 config ARCH_INTEGRATOR
622 bool "ARM Ltd. Integrator family"
623 select DM
624 select DM_SERIAL
625 select PL01X_SERIAL
626 imply CMD_DM
627
628 config ARCH_KEYSTONE
629 bool "TI Keystone"
630 select CMD_POWEROFF
631 select CPU_V7A
632 select SUPPORT_SPL
633 select SYS_ARCH_TIMER
634 select SYS_THUMB_BUILD
635 imply CMD_MTDPARTS
636 imply CMD_SAVES
637 imply FIT
638
639 config ARCH_K3
640 bool "Texas Instruments' K3 Architecture"
641 select SPL
642 select SUPPORT_SPL
643 select FIT
644
645 config ARCH_OMAP2PLUS
646 bool "TI OMAP2+"
647 select CPU_V7A
648 select SPL_BOARD_INIT if SPL
649 select SPL_STACK_R if SPL
650 select SUPPORT_SPL
651 imply FIT
652
653 config ARCH_MESON
654 bool "Amlogic Meson"
655 imply DISTRO_DEFAULTS
656 help
657 Support for the Meson SoC family developed by Amlogic Inc.,
658 targeted at media players and tablet computers. We currently
659 support the S905 (GXBaby) 64-bit SoC.
660
661 config ARCH_LPC32XX
662 bool "NXP LPC32xx platform"
663 select CPU_ARM926EJS
664 select DM
665 select DM_GPIO
666 select DM_SERIAL
667 select SPL_DM if SPL
668 select SUPPORT_SPL
669 imply CMD_DM
670
671 config ARCH_IMX8
672 bool "NXP i.MX8 platform"
673 select ARM64
674 select DM
675 select OF_CONTROL
676
677 config ARCH_MX8M
678 bool "NXP i.MX8M platform"
679 select ARM64
680 select DM
681 select SUPPORT_SPL
682 imply CMD_DM
683
684 config ARCH_MX23
685 bool "NXP i.MX23 family"
686 select CPU_ARM926EJS
687 select PL011_SERIAL
688 select SUPPORT_SPL
689
690 config ARCH_MX25
691 bool "NXP MX25"
692 select CPU_ARM926EJS
693 imply MXC_GPIO
694
695 config ARCH_MX28
696 bool "NXP i.MX28 family"
697 select CPU_ARM926EJS
698 select PL011_SERIAL
699 select SUPPORT_SPL
700
701 config ARCH_MX31
702 bool "NXP i.MX31 family"
703 select CPU_ARM1136
704
705 config ARCH_MX7ULP
706 bool "NXP MX7ULP"
707 select CPU_V7A
708 select ROM_UNIFIED_SECTIONS
709 imply MXC_GPIO
710
711 config ARCH_MX7
712 bool "Freescale MX7"
713 select ARCH_MISC_INIT
714 select BOARD_EARLY_INIT_F
715 select CPU_V7A
716 select SYS_FSL_HAS_SEC if SECURE_BOOT
717 select SYS_FSL_SEC_COMPAT_4
718 select SYS_FSL_SEC_LE
719 imply MXC_GPIO
720
721 config ARCH_MX6
722 bool "Freescale MX6"
723 select CPU_V7A
724 select SYS_FSL_HAS_SEC if SECURE_BOOT
725 select SYS_FSL_SEC_COMPAT_4
726 select SYS_FSL_SEC_LE
727 select SYS_THUMB_BUILD if SPL
728 imply MXC_GPIO
729
730 if ARCH_MX6
731 config SPL_LDSCRIPT
732 default "arch/arm/mach-omap2/u-boot-spl.lds"
733 endif
734
735 config ARCH_MX5
736 bool "Freescale MX5"
737 select BOARD_EARLY_INIT_F
738 select CPU_V7A
739 imply MXC_GPIO
740
741 config ARCH_OWL
742 bool "Actions Semi OWL SoCs"
743 select ARM64
744 select DM
745 select DM_SERIAL
746 select OF_CONTROL
747 imply CMD_DM
748
749 config ARCH_QEMU
750 bool "QEMU Virtual Platform"
751 select DM
752 select DM_SERIAL
753 select OF_CONTROL
754 select PL01X_SERIAL
755 imply CMD_DM
756 imply DM_RTC
757 imply RTC_PL031
758
759 config ARCH_RMOBILE
760 bool "Renesas ARM SoCs"
761 select BOARD_EARLY_INIT_F
762 select DM
763 select DM_SERIAL
764 imply CMD_DM
765 imply FAT_WRITE
766 imply SYS_THUMB_BUILD
767
768 config TARGET_S32V234EVB
769 bool "Support s32v234evb"
770 select ARM64
771 select SYS_FSL_ERRATUM_ESDHC111
772
773 config ARCH_SNAPDRAGON
774 bool "Qualcomm Snapdragon SoCs"
775 select ARM64
776 select DM
777 select DM_GPIO
778 select DM_SERIAL
779 select MSM_SMEM
780 select OF_CONTROL
781 select OF_SEPARATE
782 select SMEM
783 select SPMI
784 imply CMD_DM
785
786 config ARCH_SOCFPGA
787 bool "Altera SOCFPGA family"
788 select ARCH_EARLY_INIT_R
789 select ARCH_MISC_INIT if !TARGET_SOCFPGA_ARRIA10
790 select ARM64 if TARGET_SOCFPGA_STRATIX10
791 select CPU_V7A if TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_ARRIA10
792 select DM
793 select DM_SERIAL
794 select ENABLE_ARM_SOC_BOOT0_HOOK if TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_ARRIA10
795 select OF_CONTROL
796 select SPL_DM_RESET if DM_RESET
797 select SPL_DM_SERIAL
798 select SPL_LIBCOMMON_SUPPORT
799 select SPL_LIBDISK_SUPPORT
800 select SPL_LIBGENERIC_SUPPORT
801 select SPL_MMC_SUPPORT if DM_MMC
802 select SPL_NAND_SUPPORT if SPL_NAND_DENALI
803 select SPL_OF_CONTROL
804 select SPL_SEPARATE_BSS if TARGET_SOCFPGA_STRATIX10
805 select SPL_SERIAL_SUPPORT
806 select SPL_SPI_FLASH_SUPPORT if SPL_SPI_SUPPORT
807 select SPL_SPI_SUPPORT if DM_SPI
808 select SPL_WATCHDOG_SUPPORT
809 select SUPPORT_SPL
810 select SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION_TYPE
811 select SYS_NS16550
812 select SYS_THUMB_BUILD if TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_ARRIA10
813 imply CMD_DM
814 imply CMD_MTDPARTS
815 imply CRC32_VERIFY
816 imply DM_SPI
817 imply DM_SPI_FLASH
818 imply FAT_WRITE
819 imply SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION
820
821 config ARCH_SUNXI
822 bool "Support sunxi (Allwinner) SoCs"
823 select BINMAN
824 select CMD_GPIO
825 select CMD_MMC if MMC
826 select CMD_USB if DISTRO_DEFAULTS
827 select DM
828 select DM_ETH
829 select DM_GPIO
830 select DM_KEYBOARD
831 select DM_SERIAL
832 select DM_USB if DISTRO_DEFAULTS
833 select OF_BOARD_SETUP
834 select OF_CONTROL
835 select OF_SEPARATE
836 select SPECIFY_CONSOLE_INDEX
837 select SPL_STACK_R if SPL
838 select SPL_SYS_MALLOC_SIMPLE if SPL
839 select SPL_SYS_THUMB_BUILD if !ARM64
840 select SYS_NS16550
841 select SYS_THUMB_BUILD if !ARM64
842 select USB if DISTRO_DEFAULTS
843 select USB_KEYBOARD if DISTRO_DEFAULTS
844 select USB_STORAGE if DISTRO_DEFAULTS
845 select USE_TINY_PRINTF
846 imply CMD_DM
847 imply CMD_GPT
848 imply CMD_UBI if NAND
849 imply DISTRO_DEFAULTS
850 imply FAT_WRITE
851 imply OF_LIBFDT_OVERLAY
852 imply PRE_CONSOLE_BUFFER
853 imply SPL_GPIO_SUPPORT
854 imply SPL_LIBCOMMON_SUPPORT
855 imply SPL_LIBDISK_SUPPORT
856 imply SPL_LIBGENERIC_SUPPORT
857 imply SPL_MMC_SUPPORT if MMC
858 imply SPL_POWER_SUPPORT
859 imply SPL_SERIAL_SUPPORT
860 imply USB_GADGET
861
862 config ARCH_VERSAL
863 bool "Support Xilinx Versal Platform"
864 select ARM64
865 select CLK
866 select DM
867 select DM_SERIAL
868 select OF_CONTROL
869
870 config ARCH_VF610
871 bool "Freescale Vybrid"
872 select CPU_V7A
873 select SYS_FSL_ERRATUM_ESDHC111
874 imply CMD_MTDPARTS
875 imply NAND
876
877 config ARCH_ZYNQ
878 bool "Xilinx Zynq based platform"
879 select BOARD_EARLY_INIT_F if WDT
880 select CLK
881 select CLK_ZYNQ
882 select CPU_V7A
883 select DM
884 select DM_ETH if NET
885 select DM_MMC if MMC
886 select DM_SERIAL
887 select DM_SPI
888 select DM_SPI_FLASH
889 select DM_USB if USB
890 select OF_CONTROL
891 select SPI
892 select SPL_BOARD_INIT if SPL
893 select SPL_CLK if SPL
894 select SPL_DM if SPL
895 select SPL_OF_CONTROL if SPL
896 select SPL_SEPARATE_BSS if SPL
897 select SUPPORT_SPL
898 imply ARCH_EARLY_INIT_R
899 imply BOARD_LATE_INIT
900 imply CMD_CLK
901 imply CMD_DM
902 imply CMD_SPL
903 imply FAT_WRITE
904
905 config ARCH_ZYNQMP_R5
906 bool "Xilinx ZynqMP R5 based platform"
907 select CLK
908 select CPU_V7R
909 select DM
910 select DM_SERIAL
911 select OF_CONTROL
912 imply CMD_DM
913
914 config ARCH_ZYNQMP
915 bool "Xilinx ZynqMP based platform"
916 select ARM64
917 select CLK
918 select DM
919 select DM_SERIAL
920 select DM_USB if USB
921 select OF_CONTROL
922 select SPL_BOARD_INIT if SPL
923 select SPL_CLK if SPL
924 select SUPPORT_SPL
925 imply BOARD_LATE_INIT
926 imply CMD_DM
927 imply FAT_WRITE
928 imply MP
929
930 config TEGRA
931 bool "NVIDIA Tegra"
932 imply DISTRO_DEFAULTS
933 imply FAT_WRITE
934
935 config TARGET_VEXPRESS64_AEMV8A
936 bool "Support vexpress_aemv8a"
937 select ARM64
938 select PL01X_SERIAL
939
940 config TARGET_VEXPRESS64_BASE_FVP
941 bool "Support Versatile Express ARMv8a FVP BASE model"
942 select ARM64
943 select PL01X_SERIAL
944 select SEMIHOSTING
945
946 config TARGET_VEXPRESS64_BASE_FVP_DRAM
947 bool "Support Versatile Express ARMv8a FVP BASE model booting from DRAM"
948 select ARM64
949 select PL01X_SERIAL
950 help
951 This target is derived from TARGET_VEXPRESS64_BASE_FVP and over-rides
952 the default config to allow the user to load the images directly into
953 DRAM using model parameters rather than by using semi-hosting to load
954 the files from the host filesystem.
955
956 config TARGET_VEXPRESS64_JUNO
957 bool "Support Versatile Express Juno Development Platform"
958 select ARM64
959 select PL01X_SERIAL
960
961 config TARGET_LS2080A_EMU
962 bool "Support ls2080a_emu"
963 select ARCH_LS2080A
964 select ARCH_MISC_INIT
965 select ARM64
966 select ARMV8_MULTIENTRY
967 help
968 Support for Freescale LS2080A_EMU platform
969 The LS2080A Development System (EMULATOR) is a pre silicon
970 development platform that supports the QorIQ LS2080A
971 Layerscape Architecture processor.
972
973 config TARGET_LS2080A_SIMU
974 bool "Support ls2080a_simu"
975 select ARCH_LS2080A
976 select ARCH_MISC_INIT
977 select ARM64
978 select ARMV8_MULTIENTRY
979 help
980 Support for Freescale LS2080A_SIMU platform
981 The LS2080A Development System (QDS) is a pre silicon
982 development platform that supports the QorIQ LS2080A
983 Layerscape Architecture processor.
984
985 config TARGET_LS1088AQDS
986 bool "Support ls1088aqds"
987 select ARCH_LS1088A
988 select ARCH_MISC_INIT
989 select ARM64
990 select ARMV8_MULTIENTRY
991 select BOARD_LATE_INIT
992 select SUPPORT_SPL
993 help
994 Support for NXP LS1088AQDS platform
995 The LS1088A Development System (QDS) is a high-performance
996 development platform that supports the QorIQ LS1088A
997 Layerscape Architecture processor.
998
999 config TARGET_LS2080AQDS
1000 bool "Support ls2080aqds"
1001 select ARCH_LS2080A
1002 select ARCH_MISC_INIT
1003 select ARM64
1004 select ARMV8_MULTIENTRY
1005 select BOARD_LATE_INIT
1006 select SUPPORT_SPL
1007 imply SCSI
1008 imply SCSI_AHCI
1009 help
1010 Support for Freescale LS2080AQDS platform
1011 The LS2080A Development System (QDS) is a high-performance
1012 development platform that supports the QorIQ LS2080A
1013 Layerscape Architecture processor.
1014
1015 config TARGET_LS2080ARDB
1016 bool "Support ls2080ardb"
1017 select ARCH_LS2080A
1018 select ARCH_MISC_INIT
1019 select ARM64
1020 select ARMV8_MULTIENTRY
1021 select BOARD_LATE_INIT
1022 select SUPPORT_SPL
1023 imply SCSI
1024 imply SCSI_AHCI
1025 help
1026 Support for Freescale LS2080ARDB platform.
1027 The LS2080A Reference design board (RDB) is a high-performance
1028 development platform that supports the QorIQ LS2080A
1029 Layerscape Architecture processor.
1030
1031 config TARGET_LS2081ARDB
1032 bool "Support ls2081ardb"
1033 select ARCH_LS2080A
1034 select ARCH_MISC_INIT
1035 select ARM64
1036 select ARMV8_MULTIENTRY
1037 select BOARD_LATE_INIT
1038 select SUPPORT_SPL
1039 help
1040 Support for Freescale LS2081ARDB platform.
1041 The LS2081A Reference design board (RDB) is a high-performance
1042 development platform that supports the QorIQ LS2081A/LS2041A
1043 Layerscape Architecture processor.
1044
1045 config TARGET_HIKEY
1046 bool "Support HiKey 96boards Consumer Edition Platform"
1047 select ARM64
1048 select DM
1049 select DM_GPIO
1050 select DM_SERIAL
1051 select OF_CONTROL
1052 select PL01X_SERIAL
1053 select SPECIFY_CONSOLE_INDEX
1054 imply CMD_DM
1055 help
1056 Support for HiKey 96boards platform. It features a HI6220
1057 SoC, with 8xA53 CPU, mali450 gpu, and 1GB RAM.
1058
1059 config TARGET_POPLAR
1060 bool "Support Poplar 96boards Enterprise Edition Platform"
1061 select ARM64
1062 select DM
1063 select DM_SERIAL
1064 select DM_USB
1065 select OF_CONTROL
1066 select PL01X_SERIAL
1067 imply CMD_DM
1068 help
1069 Support for Poplar 96boards EE platform. It features a HI3798cv200
1070 SoC, with 4xA53 CPU, 1GB RAM and the high performance Mali T720 GPU
1071 making it capable of running any commercial set-top solution based on
1072 Linux or Android.
1073
1074 config TARGET_LS1012AQDS
1075 bool "Support ls1012aqds"
1076 select ARCH_LS1012A
1077 select ARM64
1078 select BOARD_LATE_INIT
1079 help
1080 Support for Freescale LS1012AQDS platform.
1081 The LS1012A Development System (QDS) is a high-performance
1082 development platform that supports the QorIQ LS1012A
1083 Layerscape Architecture processor.
1084
1085 config TARGET_LS1012ARDB
1086 bool "Support ls1012ardb"
1087 select ARCH_LS1012A
1088 select ARM64
1089 select BOARD_LATE_INIT
1090 imply SCSI
1091 imply SCSI_AHCI
1092 help
1093 Support for Freescale LS1012ARDB platform.
1094 The LS1012A Reference design board (RDB) is a high-performance
1095 development platform that supports the QorIQ LS1012A
1096 Layerscape Architecture processor.
1097
1098 config TARGET_LS1012A2G5RDB
1099 bool "Support ls1012a2g5rdb"
1100 select ARCH_LS1012A
1101 select ARM64
1102 select BOARD_LATE_INIT
1103 imply SCSI
1104 help
1105 Support for Freescale LS1012A2G5RDB platform.
1106 The LS1012A 2G5 Reference design board (RDB) is a high-performance
1107 development platform that supports the QorIQ LS1012A
1108 Layerscape Architecture processor.
1109
1110 config TARGET_LS1012AFRWY
1111 bool "Support ls1012afrwy"
1112 select ARCH_LS1012A
1113 select ARM64
1114 select BOARD_LATE_INIT
1115 imply SCSI
1116 imply SCSI_AHCI
1117 help
1118 Support for Freescale LS1012AFRWY platform.
1119 The LS1012A FRWY board (FRWY) is a high-performance
1120 development platform that supports the QorIQ LS1012A
1121 Layerscape Architecture processor.
1122
1123 config TARGET_LS1012AFRDM
1124 bool "Support ls1012afrdm"
1125 select ARCH_LS1012A
1126 select ARM64
1127 help
1128 Support for Freescale LS1012AFRDM platform.
1129 The LS1012A Freedom board (FRDM) is a high-performance
1130 development platform that supports the QorIQ LS1012A
1131 Layerscape Architecture processor.
1132
1133 config TARGET_LS1088ARDB
1134 bool "Support ls1088ardb"
1135 select ARCH_LS1088A
1136 select ARCH_MISC_INIT
1137 select ARM64
1138 select ARMV8_MULTIENTRY
1139 select BOARD_LATE_INIT
1140 select SUPPORT_SPL
1141 help
1142 Support for NXP LS1088ARDB platform.
1143 The LS1088A Reference design board (RDB) is a high-performance
1144 development platform that supports the QorIQ LS1088A
1145 Layerscape Architecture processor.
1146
1147 config TARGET_LS1021AQDS
1148 bool "Support ls1021aqds"
1149 select ARCH_LS1021A
1150 select ARCH_SUPPORT_PSCI
1151 select BOARD_EARLY_INIT_F
1152 select BOARD_LATE_INIT
1153 select CPU_V7A
1154 select CPU_V7_HAS_NONSEC
1155 select CPU_V7_HAS_VIRT
1156 select LS1_DEEP_SLEEP
1157 select SUPPORT_SPL
1158 select SYS_FSL_DDR
1159 imply SCSI
1160
1161 config TARGET_LS1021ATWR
1162 bool "Support ls1021atwr"
1163 select ARCH_LS1021A
1164 select ARCH_SUPPORT_PSCI
1165 select BOARD_EARLY_INIT_F
1166 select BOARD_LATE_INIT
1167 select CPU_V7A
1168 select CPU_V7_HAS_NONSEC
1169 select CPU_V7_HAS_VIRT
1170 select LS1_DEEP_SLEEP
1171 select SUPPORT_SPL
1172 imply SCSI
1173
1174 config TARGET_LS1021AIOT
1175 bool "Support ls1021aiot"
1176 select ARCH_LS1021A
1177 select ARCH_SUPPORT_PSCI
1178 select BOARD_LATE_INIT
1179 select CPU_V7A
1180 select CPU_V7_HAS_NONSEC
1181 select CPU_V7_HAS_VIRT
1182 select SUPPORT_SPL
1183 imply SCSI
1184 help
1185 Support for Freescale LS1021AIOT platform.
1186 The LS1021A Freescale board (IOT) is a high-performance
1187 development platform that supports the QorIQ LS1021A
1188 Layerscape Architecture processor.
1189
1190 config TARGET_LS1043AQDS
1191 bool "Support ls1043aqds"
1192 select ARCH_LS1043A
1193 select ARM64
1194 select ARMV8_MULTIENTRY
1195 select BOARD_EARLY_INIT_F
1196 select BOARD_LATE_INIT
1197 select SUPPORT_SPL
1198 imply SCSI
1199 help
1200 Support for Freescale LS1043AQDS platform.
1201
1202 config TARGET_LS1043ARDB
1203 bool "Support ls1043ardb"
1204 select ARCH_LS1043A
1205 select ARM64
1206 select ARMV8_MULTIENTRY
1207 select BOARD_EARLY_INIT_F
1208 select BOARD_LATE_INIT
1209 select SUPPORT_SPL
1210 imply SCSI
1211 help
1212 Support for Freescale LS1043ARDB platform.
1213
1214 config TARGET_LS1046AQDS
1215 bool "Support ls1046aqds"
1216 select ARCH_LS1046A
1217 select ARM64
1218 select ARMV8_MULTIENTRY
1219 select BOARD_EARLY_INIT_F
1220 select BOARD_LATE_INIT
1221 select DM_SPI_FLASH if DM_SPI
1222 select SUPPORT_SPL
1223 imply SCSI
1224 help
1225 Support for Freescale LS1046AQDS platform.
1226 The LS1046A Development System (QDS) is a high-performance
1227 development platform that supports the QorIQ LS1046A
1228 Layerscape Architecture processor.
1229
1230 config TARGET_LS1046ARDB
1231 bool "Support ls1046ardb"
1232 select ARCH_LS1046A
1233 select ARM64
1234 select ARMV8_MULTIENTRY
1235 select BOARD_EARLY_INIT_F
1236 select BOARD_LATE_INIT
1237 select DM_SPI_FLASH if DM_SPI
1238 select POWER_MC34VR500
1239 select SUPPORT_SPL
1240 imply SCSI
1241 help
1242 Support for Freescale LS1046ARDB platform.
1243 The LS1046A Reference Design Board (RDB) is a high-performance
1244 development platform that supports the QorIQ LS1046A
1245 Layerscape Architecture processor.
1246
1247 config TARGET_H2200
1248 bool "Support h2200"
1249 select CPU_PXA
1250
1251 config TARGET_ZIPITZ2
1252 bool "Support zipitz2"
1253 select CPU_PXA
1254
1255 config TARGET_COLIBRI_PXA270
1256 bool "Support colibri_pxa270"
1257 select CPU_PXA
1258
1259 config ARCH_UNIPHIER
1260 bool "Socionext UniPhier SoCs"
1261 select BOARD_LATE_INIT
1262 select DM
1263 select DM_GPIO
1264 select DM_I2C
1265 select DM_MMC
1266 select DM_RESET
1267 select DM_SERIAL
1268 select DM_USB
1269 select OF_BOARD_SETUP
1270 select OF_CONTROL
1271 select OF_LIBFDT
1272 select PINCTRL
1273 select SPL_BOARD_INIT if SPL
1274 select SPL_DM if SPL
1275 select SPL_LIBCOMMON_SUPPORT if SPL
1276 select SPL_LIBGENERIC_SUPPORT if SPL
1277 select SPL_OF_CONTROL if SPL
1278 select SPL_PINCTRL if SPL
1279 select SUPPORT_SPL
1280 imply CMD_DM
1281 imply DISTRO_DEFAULTS
1282 imply FAT_WRITE
1283 help
1284 Support for UniPhier SoC family developed by Socionext Inc.
1285 (formerly, System LSI Business Division of Panasonic Corporation)
1286
1287 config STM32
1288 bool "Support STMicroelectronics STM32 MCU with cortex M"
1289 select CPU_V7M
1290 select DM
1291 select DM_SERIAL
1292 imply CMD_DM
1293
1294 config ARCH_STI
1295 bool "Support STMicrolectronics SoCs"
1296 select BLK
1297 select CPU_V7A
1298 select DM
1299 select DM_MMC
1300 select DM_RESET
1301 select DM_SERIAL
1302 imply CMD_DM
1303 help
1304 Support for STMicroelectronics STiH407/10 SoC family.
1305 This SoC is used on Linaro 96Board STiH410-B2260
1306
1307 config ARCH_STM32MP
1308 bool "Support STMicroelectronics STM32MP Socs with cortex A"
1309 select ARCH_MISC_INIT
1310 select BOARD_LATE_INIT
1311 select CLK
1312 select DM
1313 select DM_GPIO
1314 select DM_RESET
1315 select DM_SERIAL
1316 select MISC
1317 select OF_CONTROL
1318 select OF_LIBFDT
1319 select PINCTRL
1320 select REGMAP
1321 select SUPPORT_SPL
1322 select SYSCON
1323 select SYSRESET
1324 select SYS_THUMB_BUILD
1325 imply CMD_DM
1326 help
1327 Support for STM32MP SoC family developed by STMicroelectronics,
1328 MPUs based on ARM cortex A core
1329 U-BOOT is running in DDR and SPL support is the unsecure First Stage
1330 BootLoader (FSBL)
1331
1332 config ARCH_ROCKCHIP
1333 bool "Support Rockchip SoCs"
1334 select BLK
1335 select DM
1336 select DM_GPIO
1337 select DM_I2C
1338 select DM_MMC
1339 select DM_PWM
1340 select DM_REGULATOR
1341 select DM_SERIAL
1342 select DM_SPI
1343 select DM_SPI_FLASH
1344 select DM_USB if USB
1345 select ENABLE_ARM_SOC_BOOT0_HOOK
1346 select OF_CONTROL
1347 select SPI
1348 select SPL_DM if SPL
1349 select SPL_SYS_MALLOC_SIMPLE if SPL
1350 select SYS_MALLOC_F
1351 select SYS_THUMB_BUILD if !ARM64
1352 imply ADC
1353 imply CMD_DM
1354 imply DISTRO_DEFAULTS
1355 imply FAT_WRITE
1356 imply SARADC_ROCKCHIP
1357 imply SPL_SYSRESET
1358 imply SYS_NS16550
1359 imply TPL_SYSRESET
1360 imply USB_FUNCTION_FASTBOOT
1361
1362 config TARGET_THUNDERX_88XX
1363 bool "Support ThunderX 88xx"
1364 select ARM64
1365 select OF_CONTROL
1366 select PL01X_SERIAL
1367 select SYS_CACHE_SHIFT_7
1368
1369 config ARCH_ASPEED
1370 bool "Support Aspeed SoCs"
1371 select DM
1372 select OF_CONTROL
1373 imply CMD_DM
1374
1375 endchoice
1376
1377 config TI_SECURE_DEVICE
1378 bool "HS Device Type Support"
1379 depends on ARCH_KEYSTONE || ARCH_OMAP2PLUS
1380 help
1381 If a high secure (HS) device type is being used, this config
1382 must be set. This option impacts various aspects of the
1383 build system (to create signed boot images that can be
1384 authenticated) and the code. See the doc/README.ti-secure
1385 file for further details.
1386
1387 source "arch/arm/mach-aspeed/Kconfig"
1388
1389 source "arch/arm/mach-at91/Kconfig"
1390
1391 source "arch/arm/mach-bcm283x/Kconfig"
1392
1393 source "arch/arm/mach-bcmstb/Kconfig"
1394
1395 source "arch/arm/mach-davinci/Kconfig"
1396
1397 source "arch/arm/mach-exynos/Kconfig"
1398
1399 source "arch/arm/mach-highbank/Kconfig"
1400
1401 source "arch/arm/mach-integrator/Kconfig"
1402
1403 source "arch/arm/mach-k3/Kconfig"
1404
1405 source "arch/arm/mach-keystone/Kconfig"
1406
1407 source "arch/arm/mach-kirkwood/Kconfig"
1408
1409 source "arch/arm/cpu/arm926ejs/lpc32xx/Kconfig"
1410
1411 source "arch/arm/mach-mvebu/Kconfig"
1412
1413 source "arch/arm/cpu/armv7/ls102xa/Kconfig"
1414
1415 source "arch/arm/mach-imx/mx2/Kconfig"
1416
1417 source "arch/arm/mach-imx/mx3/Kconfig"
1418
1419 source "arch/arm/mach-imx/mx5/Kconfig"
1420
1421 source "arch/arm/mach-imx/mx6/Kconfig"
1422
1423 source "arch/arm/mach-imx/mx7/Kconfig"
1424
1425 source "arch/arm/mach-imx/mx7ulp/Kconfig"
1426
1427 source "arch/arm/mach-imx/imx8/Kconfig"
1428
1429 source "arch/arm/mach-imx/mx8m/Kconfig"
1430
1431 source "arch/arm/mach-imx/mxs/Kconfig"
1432
1433 source "arch/arm/mach-omap2/Kconfig"
1434
1435 source "arch/arm/cpu/armv8/fsl-layerscape/Kconfig"
1436
1437 source "arch/arm/mach-orion5x/Kconfig"
1438
1439 source "arch/arm/mach-owl/Kconfig"
1440
1441 source "arch/arm/mach-rmobile/Kconfig"
1442
1443 source "arch/arm/mach-meson/Kconfig"
1444
1445 source "arch/arm/mach-qemu/Kconfig"
1446
1447 source "arch/arm/mach-rockchip/Kconfig"
1448
1449 source "arch/arm/mach-s5pc1xx/Kconfig"
1450
1451 source "arch/arm/mach-snapdragon/Kconfig"
1452
1453 source "arch/arm/mach-socfpga/Kconfig"
1454
1455 source "arch/arm/mach-sti/Kconfig"
1456
1457 source "arch/arm/mach-stm32/Kconfig"
1458
1459 source "arch/arm/mach-stm32mp/Kconfig"
1460
1461 source "arch/arm/mach-sunxi/Kconfig"
1462
1463 source "arch/arm/mach-tegra/Kconfig"
1464
1465 source "arch/arm/mach-uniphier/Kconfig"
1466
1467 source "arch/arm/cpu/armv7/vf610/Kconfig"
1468
1469 source "arch/arm/mach-zynq/Kconfig"
1470
1471 source "arch/arm/mach-versal/Kconfig"
1472
1473 source "arch/arm/mach-zynqmp-r5/Kconfig"
1474
1475 source "arch/arm/cpu/armv7/Kconfig"
1476
1477 source "arch/arm/cpu/armv8/zynqmp/Kconfig"
1478
1479 source "arch/arm/cpu/armv8/Kconfig"
1480
1481 source "arch/arm/mach-imx/Kconfig"
1482
1483 source "board/bosch/shc/Kconfig"
1484 source "board/CarMediaLab/flea3/Kconfig"
1485 source "board/Marvell/aspenite/Kconfig"
1486 source "board/Marvell/gplugd/Kconfig"
1487 source "board/armadeus/apf27/Kconfig"
1488 source "board/armltd/vexpress/Kconfig"
1489 source "board/armltd/vexpress64/Kconfig"
1490 source "board/broadcom/bcm23550_w1d/Kconfig"
1491 source "board/broadcom/bcm28155_ap/Kconfig"
1492 source "board/broadcom/bcmcygnus/Kconfig"
1493 source "board/broadcom/bcmnsp/Kconfig"
1494 source "board/broadcom/bcmns2/Kconfig"
1495 source "board/cavium/thunderx/Kconfig"
1496 source "board/cirrus/edb93xx/Kconfig"
1497 source "board/eets/pdu001/Kconfig"
1498 source "board/freescale/ls2080a/Kconfig"
1499 source "board/freescale/ls2080aqds/Kconfig"
1500 source "board/freescale/ls2080ardb/Kconfig"
1501 source "board/freescale/ls1088a/Kconfig"
1502 source "board/freescale/ls1021aqds/Kconfig"
1503 source "board/freescale/ls1043aqds/Kconfig"
1504 source "board/freescale/ls1021atwr/Kconfig"
1505 source "board/freescale/ls1021aiot/Kconfig"
1506 source "board/freescale/ls1046aqds/Kconfig"
1507 source "board/freescale/ls1043ardb/Kconfig"
1508 source "board/freescale/ls1046ardb/Kconfig"
1509 source "board/freescale/ls1012aqds/Kconfig"
1510 source "board/freescale/ls1012ardb/Kconfig"
1511 source "board/freescale/ls1012afrdm/Kconfig"
1512 source "board/freescale/mx35pdk/Kconfig"
1513 source "board/freescale/s32v234evb/Kconfig"
1514 source "board/grinn/chiliboard/Kconfig"
1515 source "board/gumstix/pepper/Kconfig"
1516 source "board/h2200/Kconfig"
1517 source "board/hisilicon/hikey/Kconfig"
1518 source "board/hisilicon/poplar/Kconfig"
1519 source "board/isee/igep003x/Kconfig"
1520 source "board/phytec/pcm051/Kconfig"
1521 source "board/silica/pengwyn/Kconfig"
1522 source "board/spear/spear300/Kconfig"
1523 source "board/spear/spear310/Kconfig"
1524 source "board/spear/spear320/Kconfig"
1525 source "board/spear/spear600/Kconfig"
1526 source "board/spear/x600/Kconfig"
1527 source "board/st/stv0991/Kconfig"
1528 source "board/tcl/sl50/Kconfig"
1529 source "board/ucRobotics/bubblegum_96/Kconfig"
1530 source "board/birdland/bav335x/Kconfig"
1531 source "board/toradex/colibri_pxa270/Kconfig"
1532 source "board/vscom/baltos/Kconfig"
1533 source "board/woodburn/Kconfig"
1534 source "board/xilinx/Kconfig"
1535 source "board/xilinx/zynq/Kconfig"
1536 source "board/xilinx/zynqmp/Kconfig"
1537 source "board/zipitz2/Kconfig"
1538
1539 source "arch/arm/Kconfig.debug"
1540
1541 endmenu
1542
1543 config SPL_LDSCRIPT
1544 default "arch/arm/cpu/arm926ejs/mxs/u-boot-spl.lds" if (ARCH_MX23 || ARCH_MX28) && !SPL_FRAMEWORK
1545 default "arch/arm/cpu/arm1136/u-boot-spl.lds" if CPU_ARM1136
1546 default "arch/arm/cpu/armv8/u-boot-spl.lds" if ARM64
1547
1548