1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright (C) 2019 Rockchip Electronics Co., Ltd
6 #include "rockchip-u-boot.dtsi"
7 #include "rockchip-optee.dtsi"
27 u-boot,spl-boot-order = \
28 "same-as-spl", &emmc, &sdmmc;
32 compatible = "rockchip,rk3288-dmc", "syscon";
33 reg = <0xff610000 0x3fc
37 clocks = <&cru PCLK_DDRUPCTL0>, <&cru PCLK_PUBL0>,
38 <&cru PCLK_DDRUPCTL1>, <&cru PCLK_PUBL1>,
40 clock-names = "pclk_ddrupctl0", "pclk_publ0",
41 "pclk_ddrupctl1", "pclk_publ1",
43 rockchip,cru = <&cru>;
44 rockchip,grf = <&grf>;
45 rockchip,noc = <&noc>;
46 rockchip,pmu = <&pmu>;
47 rockchip,sgrf = <&sgrf>;
48 rockchip,sram = <&ddr_sram>;
52 noc: syscon@ffac0000 {
53 compatible = "rockchip,rk3288-noc", "syscon";
54 reg = <0xffac0000 0x2000>;
59 #if defined(CONFIG_ROCKCHIP_SPI_IMAGE) && defined(CONFIG_HAS_ROM)
62 filename = "u-boot.rom";
67 args = "-n rk3288 -T rkspi";
84 ddr_sram: ddr-sram@1000 {
85 compatible = "rockchip,rk3288-ddr-sram";
86 reg = <0x1000 0x4000>;
111 clock-frequency = <24000000>;
115 clock-frequency = <24000000>;
119 clock-frequency = <24000000>;
123 clock-frequency = <24000000>;