arch/arm/include/asm/arch-mxs/regs-ocotp.h

   1 /*
   2  * Freescale i.MX28 OCOTP Register Definitions
   3  *
   4  * Copyright (C) 2011 Marek Vasut <marek.vasut@gmail.com>
   5  * on behalf of DENX Software Engineering GmbH
   6  *
   7  * Based on code from LTIB:
   8  * Copyright 2008-2010 Freescale Semiconductor, Inc. All Rights Reserved.
   9  *
  10  * SPDX-License-Identifier:     GPL-2.0+
  11  */
  12
  13 #ifndef __MX28_REGS_OCOTP_H__
  14 #define __MX28_REGS_OCOTP_H__
  15
  16 #include <asm/imx-common/regs-common.h>
  17
  18 #ifndef __ASSEMBLY__
  19 struct mxs_ocotp_regs {
  20         mxs_reg_32(hw_ocotp_ctrl)       /* 0x0 */
  21         mxs_reg_32(hw_ocotp_data)       /* 0x10 */
  22         mxs_reg_32(hw_ocotp_cust0)      /* 0x20 */
  23         mxs_reg_32(hw_ocotp_cust1)      /* 0x30 */
  24         mxs_reg_32(hw_ocotp_cust2)      /* 0x40 */
  25         mxs_reg_32(hw_ocotp_cust3)      /* 0x50 */
  26         mxs_reg_32(hw_ocotp_crypto0)    /* 0x60 */
  27         mxs_reg_32(hw_ocotp_crypto1)    /* 0x70 */
  28         mxs_reg_32(hw_ocotp_crypto2)    /* 0x80 */
  29         mxs_reg_32(hw_ocotp_crypto3)    /* 0x90 */
  30         mxs_reg_32(hw_ocotp_hwcap0)     /* 0xa0 */
  31         mxs_reg_32(hw_ocotp_hwcap1)     /* 0xb0 */
  32         mxs_reg_32(hw_ocotp_hwcap2)     /* 0xc0 */
  33         mxs_reg_32(hw_ocotp_hwcap3)     /* 0xd0 */
  34         mxs_reg_32(hw_ocotp_hwcap4)     /* 0xe0 */
  35         mxs_reg_32(hw_ocotp_hwcap5)     /* 0xf0 */
  36         mxs_reg_32(hw_ocotp_swcap)      /* 0x100 */
  37         mxs_reg_32(hw_ocotp_custcap)    /* 0x110 */
  38         mxs_reg_32(hw_ocotp_lock)       /* 0x120 */
  39         mxs_reg_32(hw_ocotp_ops0)       /* 0x130 */
  40         mxs_reg_32(hw_ocotp_ops1)       /* 0x140 */
  41         mxs_reg_32(hw_ocotp_ops2)       /* 0x150 */
  42         mxs_reg_32(hw_ocotp_ops3)       /* 0x160 */
  43         mxs_reg_32(hw_ocotp_un0)        /* 0x170 */
  44         mxs_reg_32(hw_ocotp_un1)        /* 0x180 */
  45         mxs_reg_32(hw_ocotp_un2)        /* 0x190 */
  46         mxs_reg_32(hw_ocotp_rom0)       /* 0x1a0 */
  47         mxs_reg_32(hw_ocotp_rom1)       /* 0x1b0 */
  48         mxs_reg_32(hw_ocotp_rom2)       /* 0x1c0 */
  49         mxs_reg_32(hw_ocotp_rom3)       /* 0x1d0 */
  50         mxs_reg_32(hw_ocotp_rom4)       /* 0x1e0 */
  51         mxs_reg_32(hw_ocotp_rom5)       /* 0x1f0 */
  52         mxs_reg_32(hw_ocotp_rom6)       /* 0x200 */
  53         mxs_reg_32(hw_ocotp_rom7)       /* 0x210 */
  54         mxs_reg_32(hw_ocotp_srk0)       /* 0x220 */
  55         mxs_reg_32(hw_ocotp_srk1)       /* 0x230 */
  56         mxs_reg_32(hw_ocotp_srk2)       /* 0x240 */
  57         mxs_reg_32(hw_ocotp_srk3)       /* 0x250 */
  58         mxs_reg_32(hw_ocotp_srk4)       /* 0x260 */
  59         mxs_reg_32(hw_ocotp_srk5)       /* 0x270 */
  60         mxs_reg_32(hw_ocotp_srk6)       /* 0x280 */
  61         mxs_reg_32(hw_ocotp_srk7)       /* 0x290 */
  62         mxs_reg_32(hw_ocotp_version)    /* 0x2a0 */
  63 };
  64 #endif
  65
  66 #define OCOTP_CTRL_WR_UNLOCK_MASK               (0xffff << 16)
  67 #define OCOTP_CTRL_WR_UNLOCK_OFFSET             16
  68 #define OCOTP_CTRL_WR_UNLOCK_KEY                (0x3e77 << 16)
  69 #define OCOTP_CTRL_RELOAD_SHADOWS               (1 << 13)
  70 #define OCOTP_CTRL_RD_BANK_OPEN                 (1 << 12)
  71 #define OCOTP_CTRL_ERROR                        (1 << 9)
  72 #define OCOTP_CTRL_BUSY                         (1 << 8)
  73 #define OCOTP_CTRL_ADDR_MASK                    0x3f
  74 #define OCOTP_CTRL_ADDR_OFFSET                  0
  75
  76 #define OCOTP_DATA_DATA_MASK                    0xffffffff
  77 #define OCOTP_DATA_DATA_OFFSET                  0
  78
  79 #define OCOTP_CUST_BITS_MASK                    0xffffffff
  80 #define OCOTP_CUST_BITS_OFFSET                  0
  81
  82 #define OCOTP_CRYPTO_BITS_MASK                  0xffffffff
  83 #define OCOTP_CRYPTO_BITS_OFFSET                0
  84
  85 #define OCOTP_HWCAP_BITS_MASK                   0xffffffff
  86 #define OCOTP_HWCAP_BITS_OFFSET                 0
  87
  88 #define OCOTP_SWCAP_BITS_MASK                   0xffffffff
  89 #define OCOTP_SWCAP_BITS_OFFSET                 0
  90
  91 #define OCOTP_CUSTCAP_RTC_XTAL_32768_PRESENT    (1 << 2)
  92 #define OCOTP_CUSTCAP_RTC_XTAL_32000_PRESENT    (1 << 1)
  93
  94 #define OCOTP_LOCK_ROM7                         (1 << 31)
  95 #define OCOTP_LOCK_ROM6                         (1 << 30)
  96 #define OCOTP_LOCK_ROM5                         (1 << 29)
  97 #define OCOTP_LOCK_ROM4                         (1 << 28)
  98 #define OCOTP_LOCK_ROM3                         (1 << 27)
  99 #define OCOTP_LOCK_ROM2                         (1 << 26)
 100 #define OCOTP_LOCK_ROM1                         (1 << 25)
 101 #define OCOTP_LOCK_ROM0                         (1 << 24)
 102 #define OCOTP_LOCK_HWSW_SHADOW_ALT              (1 << 23)
 103 #define OCOTP_LOCK_CRYPTODCP_ALT                (1 << 22)
 104 #define OCOTP_LOCK_CRYPTOKEY_ALT                (1 << 21)
 105 #define OCOTP_LOCK_PIN                          (1 << 20)
 106 #define OCOTP_LOCK_OPS                          (1 << 19)
 107 #define OCOTP_LOCK_UN2                          (1 << 18)
 108 #define OCOTP_LOCK_UN1                          (1 << 17)
 109 #define OCOTP_LOCK_UN0                          (1 << 16)
 110 #define OCOTP_LOCK_SRK                          (1 << 15)
 111 #define OCOTP_LOCK_UNALLOCATED_MASK             (0x7 << 12)
 112 #define OCOTP_LOCK_UNALLOCATED_OFFSET           12
 113 #define OCOTP_LOCK_SRK_SHADOW                   (1 << 11)
 114 #define OCOTP_LOCK_ROM_SHADOW                   (1 << 10)
 115 #define OCOTP_LOCK_CUSTCAP                      (1 << 9)
 116 #define OCOTP_LOCK_HWSW                         (1 << 8)
 117 #define OCOTP_LOCK_CUSTCAP_SHADOW               (1 << 7)
 118 #define OCOTP_LOCK_HWSW_SHADOW                  (1 << 6)
 119 #define OCOTP_LOCK_CRYPTODCP                    (1 << 5)
 120 #define OCOTP_LOCK_CRYPTOKEY                    (1 << 4)
 121 #define OCOTP_LOCK_CUST3                        (1 << 3)
 122 #define OCOTP_LOCK_CUST2                        (1 << 2)
 123 #define OCOTP_LOCK_CUST1                        (1 << 1)
 124 #define OCOTP_LOCK_CUST0                        (1 << 0)
 125
 126 #define OCOTP_OPS_BITS_MASK                     0xffffffff
 127 #define OCOTP_OPS_BITS_OFFSET                   0
 128
 129 #define OCOTP_UN_BITS_MASK                      0xffffffff
 130 #define OCOTP_UN_BITS_OFFSET                    0
 131
 132 #define OCOTP_ROM_BOOT_MODE_MASK                (0xff << 24)
 133 #define OCOTP_ROM_BOOT_MODE_OFFSET              24
 134 #define OCOTP_ROM_SD_MMC_MODE_MASK              (0x3 << 22)
 135 #define OCOTP_ROM_SD_MMC_MODE_OFFSET            22
 136 #define OCOTP_ROM_SD_POWER_GATE_GPIO_MASK       (0x3 << 20)
 137 #define OCOTP_ROM_SD_POWER_GATE_GPIO_OFFSET     20
 138 #define OCOTP_ROM_SD_POWER_UP_DELAY_MASK        (0x3f << 14)
 139 #define OCOTP_ROM_SD_POWER_UP_DELAY_OFFSET      14
 140 #define OCOTP_ROM_SD_BUS_WIDTH_MASK             (0x3 << 12)
 141 #define OCOTP_ROM_SD_BUS_WIDTH_OFFSET           12
 142 #define OCOTP_ROM_SSP_SCK_INDEX_MASK            (0xf << 8)
 143 #define OCOTP_ROM_SSP_SCK_INDEX_OFFSET          8
 144 #define OCOTP_ROM_EMMC_USE_DDR                  (1 << 7)
 145 #define OCOTP_ROM_DISABLE_SPI_NOR_FAST_READ     (1 << 6)
 146 #define OCOTP_ROM_ENABLE_USB_BOOT_SERIAL_NUM    (1 << 5)
 147 #define OCOTP_ROM_ENABLE_UNENCRYPTED_BOOT       (1 << 4)
 148 #define OCOTP_ROM_SD_MBR_BOOT                   (1 << 3)
 149
 150 #define OCOTP_SRK_BITS_MASK                     0xffffffff
 151 #define OCOTP_SRK_BITS_OFFSET                   0
 152
 153 #define OCOTP_VERSION_MAJOR_MASK                (0xff << 24)
 154 #define OCOTP_VERSION_MAJOR_OFFSET              24
 155 #define OCOTP_VERSION_MINOR_MASK                (0xff << 16)
 156 #define OCOTP_VERSION_MINOR_OFFSET              16
 157 #define OCOTP_VERSION_STEP_MASK                 0xffff
 158 #define OCOTP_VERSION_STEP_OFFSET               0
 159
 160 #endif /* __MX28_REGS_OCOTP_H__ */