]>
git.ipfire.org Git - people/ms/u-boot.git/blob - arch/x86/cpu/coreboot/coreboot.c
2 * Copyright (c) 2011 The Chromium OS Authors.
4 * Graeme Russ, graeme.russ@gmail.com.
6 * SPDX-License-Identifier: GPL-2.0+
14 #include <asm/arch/sysinfo.h>
15 #include <asm/arch/timestamp.h>
17 DECLARE_GLOBAL_DATA_PTR
;
19 int arch_cpu_init(void)
21 int ret
= get_coreboot_info(&lib_sysinfo
);
23 printf("Failed to parse coreboot tables.\n");
29 return x86_cpu_init_f();
32 int board_early_init_f(void)
42 int print_cpuinfo(void)
44 return default_print_cpuinfo();
47 static void board_final_cleanup(void)
50 * Un-cache the ROM so the kernel has one
51 * more MTRR available.
53 * Coreboot should have assigned this to the
54 * top available variable MTRR.
56 u8 top_mtrr
= (native_read_msr(MTRR_CAP_MSR
) & 0xff) - 1;
57 u8 top_type
= native_read_msr(MTRR_PHYS_BASE_MSR(top_mtrr
)) & 0xff;
59 /* Make sure this MTRR is the correct Write-Protected type */
60 if (top_type
== MTRR_TYPE_WRPROT
) {
61 struct mtrr_state state
;
64 wrmsrl(MTRR_PHYS_BASE_MSR(top_mtrr
), 0);
65 wrmsrl(MTRR_PHYS_MASK_MSR(top_mtrr
), 0);
69 if (!fdtdec_get_config_bool(gd
->fdt_blob
, "u-boot,no-apm-finalize")) {
71 * Issue SMI to coreboot to lock down ME and registers
72 * when allowed via device tree
74 printf("Finalizing coreboot\n");
79 int last_stage_init(void)
81 if (gd
->flags
& GD_FLG_COLD_BOOT
)
82 timestamp_add_to_bootstage();
84 board_final_cleanup();
94 int arch_misc_init(void)