1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright (C) 2014, Bin Meng <bmeng.cn@gmail.com>
4 * Copyright (C) 2016 Stefan Roese <sr@denx.de>
9 #include <asm/arch-baytrail/fsp/fsp_configs.h>
10 #include <dt-bindings/gpio/x86-gpio.h>
11 #include <dt-bindings/interrupt-router/intel-irq.h>
13 /include/ "skeleton.dtsi"
14 /include/ "serial.dtsi"
15 /include/ "reset.dtsi"
18 #include "tsc_timer.dtsi"
19 #include "smbios.dtsi"
22 model = "congatec-QEVAL20-QA3-E3845";
23 compatible = "congatec,qeval20-qa3-e3845", "intel,baytrail";
35 compatible = "intel,x86-pinctrl";
39 * As of today, the latest version FSP (gold4) for BayTrail
40 * misses the PAD configuration of the SD controller's Card
41 * Detect signal. The default PAD value for the CD pin sets
42 * the pin to work in GPIO mode, which causes card detect
43 * status cannot be reflected by the Present State register
44 * in the SD controller (bit 16 & bit 18 are always zero).
46 * Configure this pin to function 1 (SD controller).
53 /* Add SMBus PAD configuration */
66 stdout-path = "/serial";
75 compatible = "intel,baytrail-cpu";
82 compatible = "intel,baytrail-cpu";
89 compatible = "intel,baytrail-cpu";
96 compatible = "intel,baytrail-cpu";
103 compatible = "intel,pci-baytrail", "pci-x86";
104 #address-cells = <3>;
107 ranges = <0x02000000 0x0 0x80000000 0x80000000 0 0x40000000
108 0x42000000 0x0 0xc0000000 0xc0000000 0 0x20000000
109 0x01000000 0x0 0x2000 0x2000 0 0xe000>;
112 reg = <0x0000f800 0 0 0 0>;
113 compatible = "pci8086,0f1c", "intel,pch9";
114 #address-cells = <1>;
118 compatible = "intel,irq-router";
119 intel,pirq-config = "ibase";
120 intel,ibase-offset = <0x50>;
121 intel,actl-addr = <0>;
122 intel,pirq-link = <8 8>;
123 intel,pirq-mask = <0xdee0>;
124 intel,pirq-routing = <
125 /* BayTrail PCI devices */
126 PCI_BDF(0, 2, 0) INTA PIRQA
127 PCI_BDF(0, 3, 0) INTA PIRQA
128 PCI_BDF(0, 16, 0) INTA PIRQA
129 PCI_BDF(0, 17, 0) INTA PIRQA
130 PCI_BDF(0, 18, 0) INTA PIRQA
131 PCI_BDF(0, 19, 0) INTA PIRQA
132 PCI_BDF(0, 20, 0) INTA PIRQA
133 PCI_BDF(0, 21, 0) INTA PIRQA
134 PCI_BDF(0, 22, 0) INTA PIRQA
135 PCI_BDF(0, 23, 0) INTA PIRQA
136 PCI_BDF(0, 24, 0) INTA PIRQA
137 PCI_BDF(0, 24, 1) INTC PIRQC
138 PCI_BDF(0, 24, 2) INTD PIRQD
139 PCI_BDF(0, 24, 3) INTB PIRQB
140 PCI_BDF(0, 24, 4) INTA PIRQA
141 PCI_BDF(0, 24, 5) INTC PIRQC
142 PCI_BDF(0, 24, 6) INTD PIRQD
143 PCI_BDF(0, 24, 7) INTB PIRQB
144 PCI_BDF(0, 26, 0) INTA PIRQA
145 PCI_BDF(0, 27, 0) INTA PIRQA
146 PCI_BDF(0, 28, 0) INTA PIRQA
147 PCI_BDF(0, 28, 1) INTB PIRQB
148 PCI_BDF(0, 28, 2) INTC PIRQC
149 PCI_BDF(0, 28, 3) INTD PIRQD
150 PCI_BDF(0, 29, 0) INTA PIRQA
151 PCI_BDF(0, 30, 0) INTA PIRQA
152 PCI_BDF(0, 30, 1) INTD PIRQD
153 PCI_BDF(0, 30, 2) INTB PIRQB
154 PCI_BDF(0, 30, 3) INTC PIRQC
155 PCI_BDF(0, 30, 4) INTD PIRQD
156 PCI_BDF(0, 30, 5) INTB PIRQB
157 PCI_BDF(0, 31, 3) INTB PIRQB
160 * PCIe root ports downstream
163 PCI_BDF(1, 0, 0) INTA PIRQA
164 PCI_BDF(1, 0, 0) INTB PIRQB
165 PCI_BDF(1, 0, 0) INTC PIRQC
166 PCI_BDF(1, 0, 0) INTD PIRQD
167 PCI_BDF(2, 0, 0) INTA PIRQB
168 PCI_BDF(2, 0, 0) INTB PIRQC
169 PCI_BDF(2, 0, 0) INTC PIRQD
170 PCI_BDF(2, 0, 0) INTD PIRQA
171 PCI_BDF(3, 0, 0) INTA PIRQC
172 PCI_BDF(3, 0, 0) INTB PIRQD
173 PCI_BDF(3, 0, 0) INTC PIRQA
174 PCI_BDF(3, 0, 0) INTD PIRQB
175 PCI_BDF(4, 0, 0) INTA PIRQD
176 PCI_BDF(4, 0, 0) INTB PIRQA
177 PCI_BDF(4, 0, 0) INTC PIRQB
178 PCI_BDF(4, 0, 0) INTD PIRQC
183 #address-cells = <1>;
185 compatible = "intel,ich9-spi";
187 #address-cells = <1>;
191 compatible = "stmicro,n25q064a",
193 memory-map = <0xff800000 0x00800000>;
195 label = "rw-mrc-cache";
196 reg = <0x005f0000 0x00010000>;
202 compatible = "intel,ich6-gpio";
210 compatible = "intel,ich6-gpio";
218 compatible = "intel,ich6-gpio";
226 compatible = "intel,ich6-gpio";
234 compatible = "intel,ich6-gpio";
242 compatible = "intel,ich6-gpio";
252 compatible = "intel,baytrail-fsp";
253 fsp,mrc-init-tseg-size = <MRC_INIT_TSEG_SIZE_1MB>;
254 fsp,mrc-init-mmio-size = <MRC_INIT_MMIO_SIZE_2048MB>;
255 fsp,mrc-init-spd-addr1 = <0xa0>;
256 fsp,mrc-init-spd-addr2 = <0xa2>;
257 fsp,emmc-boot-mode = <EMMC_BOOT_MODE_AUTO>;
263 fsp,sata-mode = <SATA_MODE_AHCI>;
264 #ifdef CONFIG_USB_XHCI_HCD
267 fsp,lpe-mode = <LPE_MODE_PCI>;
268 fsp,lpss-sio-mode = <LPSS_SIO_MODE_PCI>;
273 fsp,igd-dvmt50-pre-alloc = <IGD_DVMT50_PRE_ALLOC_64MB>;
274 fsp,aperture-size = <APERTURE_SIZE_256MB>;
275 fsp,gtt-size = <GTT_SIZE_2MB>;
276 fsp,scc-mode = <SCC_MODE_PCI>;
277 fsp,os-selection = <OS_SELECTION_LINUX>;
278 fsp,emmc45-ddr50-enabled;
279 fsp,emmc45-retune-timer-value = <8>;
281 fsp,enable-memory-down;
282 fsp,memory-down-params {
283 compatible = "intel,baytrail-fsp-mdp";
284 fsp,dram-speed = <DRAM_SPEED_1333MTS>;
285 fsp,dram-type = <DRAM_TYPE_DDR3L>;
288 fsp,dimm-width = <DIMM_WIDTH_X16>;
289 fsp,dimm-density = <DIMM_DENSITY_4GBIT>;
290 fsp,dimm-bus-width = <DIMM_BUS_WIDTH_64BITS>;
291 fsp,dimm-sides = <DIMM_SIDES_1RANKS>;
293 /* These following values might need a re-visit */
295 fsp,dimm-trpt-rcd = <8>;
300 fsp,dimm-tfaw = <22>;
306 #include "microcode/m0130673325.dtsi"
309 #include "microcode/m0130679907.dtsi"