]> git.ipfire.org Git - people/ms/u-boot.git/blob - board/AndesTech/adp-ag101p/adp-ag101p.c
arm64: dts: sun50i: h5: Order nodes in alphabetic for orangepi-prime
[people/ms/u-boot.git] / board / AndesTech / adp-ag101p / adp-ag101p.c
1 /*
2 * Copyright (C) 2011 Andes Technology Corporation
3 * Shawn Lin, Andes Technology Corporation <nobuhiro@andestech.com>
4 * Macpaul Lin, Andes Technology Corporation <macpaul@andestech.com>
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9 #include <common.h>
10 #if defined(CONFIG_FTMAC100) && !defined(CONFIG_DM_ETH)
11 #include <netdev.h>
12 #endif
13 #include <linux/io.h>
14 #include <asm/io.h>
15 #include <asm/mach-types.h>
16
17 #include <faraday/ftsdc010.h>
18 #include <faraday/ftsmc020.h>
19
20 DECLARE_GLOBAL_DATA_PTR;
21
22 /*
23 * Miscellaneous platform dependent initializations
24 */
25
26 int board_init(void)
27 {
28 /*
29 * refer to BOOT_PARAMETER_PA_BASE within
30 * "linux/arch/nds32/include/asm/misc_spec.h"
31 */
32 printf("Board: %s\n" , CONFIG_SYS_BOARD);
33 gd->bd->bi_arch_number = MACH_TYPE_ADPAG101P;
34 gd->bd->bi_boot_params = PHYS_SDRAM_0 + 0x400;
35
36 return 0;
37 }
38
39 int dram_init(void)
40 {
41 unsigned long sdram_base = PHYS_SDRAM_0;
42 unsigned long expected_size = PHYS_SDRAM_0_SIZE + PHYS_SDRAM_1_SIZE;
43 unsigned long actual_size;
44
45 actual_size = get_ram_size((void *)sdram_base, expected_size);
46
47 gd->ram_size = actual_size;
48
49 if (expected_size != actual_size) {
50 printf("Warning: Only %lu of %lu MiB SDRAM is working\n",
51 actual_size >> 20, expected_size >> 20);
52 }
53
54 return 0;
55 }
56
57 int dram_init_banksize(void)
58 {
59 gd->bd->bi_dram[0].start = PHYS_SDRAM_0;
60 gd->bd->bi_dram[0].size = PHYS_SDRAM_0_SIZE;
61 gd->bd->bi_dram[1].start = PHYS_SDRAM_1;
62 gd->bd->bi_dram[1].size = PHYS_SDRAM_1_SIZE;
63
64 return 0;
65 }
66
67 #if defined(CONFIG_FTMAC100) && !defined(CONFIG_DM_ETH)
68 int board_eth_init(bd_t *bd)
69 {
70 return ftmac100_initialize(bd);
71 }
72 #endif
73
74 ulong board_flash_get_legacy(ulong base, int banknum, flash_info_t *info)
75 {
76 if (banknum == 0) { /* non-CFI boot flash */
77 info->portwidth = FLASH_CFI_8BIT;
78 info->chipwidth = FLASH_CFI_BY8;
79 info->interface = FLASH_CFI_X8;
80 return 1;
81 } else {
82 return 0;
83 }
84 }
85
86 int board_mmc_init(bd_t *bis)
87 {
88 #ifdef CONFIG_FTSDC010
89 ftsdc010_mmc_init(0);
90 #endif
91 return 0;
92 }