]> git.ipfire.org Git - people/ms/u-boot.git/blob - board/amcc/taihu/taihu.c
87c9403e4a84286f92d26cfd591d65184e273138
[people/ms/u-boot.git] / board / amcc / taihu / taihu.c
1 /*
2 * (C) Copyright 2000-2005
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * (C) Copyright 2005-2007
6 * Beijing UD Technology Co., Ltd., taihusupport@amcc.com
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26 #include <common.h>
27 #include <command.h>
28 #include <asm/processor.h>
29 #include <asm/io.h>
30 #include <spi.h>
31 #include <netdev.h>
32 #include <asm/ppc4xx-gpio.h>
33
34 extern int lcd_init(void);
35
36 /*
37 * board_early_init_f
38 */
39 int board_early_init_f(void)
40 {
41 lcd_init();
42
43 mtdcr(UIC0SR, 0xFFFFFFFF); /* clear all ints */
44 mtdcr(UIC0ER, 0x00000000); /* disable all ints */
45 mtdcr(UIC0CR, 0x00000000);
46 mtdcr(UIC0PR, 0xFFFF7F00); /* set int polarities */
47 mtdcr(UIC0TR, 0x00000000); /* set int trigger levels */
48 mtdcr(UIC0SR, 0xFFFFFFFF); /* clear all ints */
49 mtdcr(UIC0VCR, 0x00000001); /* set vect base=0,INT0 highest priority */
50
51 mtebc(PB3AP, CONFIG_SYS_EBC_PB3AP); /* memory bank 3 (CPLD_LCM) initialization */
52 mtebc(PB3CR, CONFIG_SYS_EBC_PB3CR);
53
54 /*
55 * Configure CPC0_PCI to enable PerWE as output
56 * and enable the internal PCI arbiter
57 */
58 mtdcr(CPC0_PCI, CPC0_PCI_SPE | CPC0_PCI_HOST_CFG_EN | CPC0_PCI_ARBIT_EN);
59
60 return 0;
61 }
62
63 /*
64 * Check Board Identity:
65 */
66 int checkboard(void)
67 {
68 char *s = getenv("serial#");
69
70 puts("Board: Taihu - AMCC PPC405EP Evaluation Board");
71
72 if (s != NULL) {
73 puts(", serial# ");
74 puts(s);
75 }
76 putc('\n');
77
78 return 0;
79 }
80
81 static int do_sw_stat(cmd_tbl_t* cmd_tp, int flags, int argc, char * const argv[])
82 {
83 char stat;
84 int i;
85
86 stat = in_8((u8 *) CPLD_REG0_ADDR);
87 printf("SW2 status: ");
88 for (i=0; i<4; i++) /* 4-position */
89 printf("%d:%s ", i, stat & (0x08 >> i)?"on":"off");
90 printf("\n");
91 return 0;
92 }
93
94 U_BOOT_CMD (
95 sw2_stat, 1, 1, do_sw_stat,
96 "show status of switch 2",
97 ""
98 );
99
100 static int do_led_ctl(cmd_tbl_t* cmd_tp, int flags, int argc, char * const argv[])
101 {
102 int led_no;
103
104 if (argc != 3)
105 return cmd_usage(cmd_tp);
106
107 led_no = simple_strtoul(argv[1], NULL, 16);
108 if (led_no != 1 && led_no != 2)
109 return cmd_usage(cmd_tp);
110
111 if (strcmp(argv[2],"off") == 0x0) {
112 if (led_no == 1)
113 gpio_write_bit(30, 1);
114 else
115 gpio_write_bit(31, 1);
116 } else if (strcmp(argv[2],"on") == 0x0) {
117 if (led_no == 1)
118 gpio_write_bit(30, 0);
119 else
120 gpio_write_bit(31, 0);
121 } else {
122 return cmd_usage(cmd_tp);
123 }
124
125 return 0;
126 }
127
128 U_BOOT_CMD (
129 led_ctl, 3, 1, do_led_ctl,
130 "make led 1 or 2 on or off",
131 "<led_no> <on/off> - make led <led_no> on/off,\n"
132 "\tled_no is 1 or 2"
133 );
134
135 #define SPI_CS_GPIO0 0
136 #define SPI_SCLK_GPIO14 14
137 #define SPI_DIN_GPIO15 15
138 #define SPI_DOUT_GPIO16 16
139
140 void spi_scl(int bit)
141 {
142 gpio_write_bit(SPI_SCLK_GPIO14, bit);
143 }
144
145 void spi_sda(int bit)
146 {
147 gpio_write_bit(SPI_DOUT_GPIO16, bit);
148 }
149
150 unsigned char spi_read(void)
151 {
152 return (unsigned char)gpio_read_in_bit(SPI_DIN_GPIO15);
153 }
154
155 int spi_cs_is_valid(unsigned int bus, unsigned int cs)
156 {
157 return bus == 0 && cs == 0;
158 }
159
160 void spi_cs_activate(struct spi_slave *slave)
161 {
162 gpio_write_bit(SPI_CS_GPIO0, 1);
163 }
164
165 void spi_cs_deactivate(struct spi_slave *slave)
166 {
167 gpio_write_bit(SPI_CS_GPIO0, 0);
168 }
169
170 #ifdef CONFIG_PCI
171 static unsigned char int_lines[32] = {
172 29, 30, 27, 28, 29, 30, 25, 27,
173 29, 30, 27, 28, 29, 30, 27, 28,
174 29, 30, 27, 28, 29, 30, 27, 28,
175 29, 30, 27, 28, 29, 30, 27, 28};
176
177 static void taihu_pci_fixup_irq(struct pci_controller *hose, pci_dev_t dev)
178 {
179 unsigned char int_line = int_lines[PCI_DEV(dev) & 31];
180
181 pci_hose_write_config_byte(hose, dev, PCI_INTERRUPT_LINE, int_line);
182 }
183
184 int pci_pre_init(struct pci_controller *hose)
185 {
186 hose->fixup_irq = taihu_pci_fixup_irq;
187 return 1;
188 }
189 #endif /* CONFIG_PCI */
190
191 int board_eth_init(bd_t *bis)
192 {
193 cpu_eth_init(bis);
194 return pci_eth_init(bis);
195 }