board/freescale/mpc8572ds/mpc8572ds.c

   1 /*
   2  * Copyright 2007-2008 Freescale Semiconductor, Inc.
   3  *
   4  * See file CREDITS for list of people who contributed to this
   5  * project.
   6  *
   7  * This program is free software; you can redistribute it and/or
   8  * modify it under the terms of the GNU General Public License as
   9  * published by the Free Software Foundation; either version 2 of
  10  * the License, or (at your option) any later version.
  11  *
  12  * This program is distributed in the hope that it will be useful,
  13  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  15  * GNU General Public License for more details.
  16  *
  17  * You should have received a copy of the GNU General Public License
  18  * along with this program; if not, write to the Free Software
  19  * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  20  * MA 02111-1307 USA
  21  */
  22
  23 #include <common.h>
  24 #include <command.h>
  25 #include <pci.h>
  26 #include <asm/processor.h>
  27 #include <asm/mmu.h>
  28 #include <asm/cache.h>
  29 #include <asm/immap_85xx.h>
  30 #include <asm/fsl_pci.h>
  31 #include <asm/fsl_ddr_sdram.h>
  32 #include <asm/io.h>
  33 #include <miiphy.h>
  34 #include <libfdt.h>
  35 #include <fdt_support.h>
  36 #include <tsec.h>
  37
  38 #include "../common/pixis.h"
  39 #include "../common/sgmii_riser.h"
  40
  41 long int fixed_sdram(void);
  42
  43 int checkboard (void)
  44 {
  45         u8 vboot;
  46         u8 *pixis_base = (u8 *)PIXIS_BASE;
  47
  48         puts ("Board: MPC8572DS ");
  49 #ifdef CONFIG_PHYS_64BIT
  50         puts ("(36-bit addrmap) ");
  51 #endif
  52         printf ("Sys ID: 0x%02x, "
  53                 "Sys Ver: 0x%02x, FPGA Ver: 0x%02x, ",
  54                 in_8(pixis_base + PIXIS_ID), in_8(pixis_base + PIXIS_VER),
  55                 in_8(pixis_base + PIXIS_PVER));
  56
  57         vboot = in_8(pixis_base + PIXIS_VBOOT);
  58         switch ((vboot & PIXIS_VBOOT_LBMAP) >> 6) {
  59                 case PIXIS_VBOOT_LBMAP_NOR0:
  60                         puts ("vBank: 0\n");
  61                         break;
  62                 case PIXIS_VBOOT_LBMAP_PJET:
  63                         puts ("Promjet\n");
  64                         break;
  65                 case PIXIS_VBOOT_LBMAP_NAND:
  66                         puts ("NAND\n");
  67                         break;
  68                 case PIXIS_VBOOT_LBMAP_NOR1:
  69                         puts ("vBank: 1\n");
  70                         break;
  71         }
  72
  73         return 0;
  74 }
  75
  76 phys_size_t initdram(int board_type)
  77 {
  78         phys_size_t dram_size = 0;
  79
  80         puts("Initializing....");
  81
  82 #ifdef CONFIG_SPD_EEPROM
  83         dram_size = fsl_ddr_sdram();
  84 #else
  85         dram_size = fixed_sdram();
  86 #endif
  87         dram_size = setup_ddr_tlbs(dram_size / 0x100000);
  88         dram_size *= 0x100000;
  89
  90         puts("    DDR: ");
  91         return dram_size;
  92 }
  93
  94 #if !defined(CONFIG_SPD_EEPROM)
  95 /*
  96  * Fixed sdram init -- doesn't use serial presence detect.
  97  */
  98
  99 phys_size_t fixed_sdram (void)
 100 {
 101         volatile immap_t *immap = (immap_t *)CONFIG_SYS_IMMR;
 102         volatile ccsr_ddr_t *ddr= &immap->im_ddr;
 103         uint d_init;
 104
 105         ddr->cs0_bnds = CONFIG_SYS_DDR_CS0_BNDS;
 106         ddr->cs0_config = CONFIG_SYS_DDR_CS0_CONFIG;
 107
 108         ddr->timing_cfg_3 = CONFIG_SYS_DDR_TIMING_3;
 109         ddr->timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0;
 110         ddr->timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1;
 111         ddr->timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2;
 112         ddr->sdram_mode = CONFIG_SYS_DDR_MODE_1;
 113         ddr->sdram_mode_2 = CONFIG_SYS_DDR_MODE_2;
 114         ddr->sdram_interval = CONFIG_SYS_DDR_INTERVAL;
 115         ddr->sdram_data_init = CONFIG_SYS_DDR_DATA_INIT;
 116         ddr->sdram_clk_cntl = CONFIG_SYS_DDR_CLK_CTRL;
 117         ddr->sdram_cfg_2 = CONFIG_SYS_DDR_CONTROL2;
 118
 119 #if defined (CONFIG_DDR_ECC)
 120         ddr->err_int_en = CONFIG_SYS_DDR_ERR_INT_EN;
 121         ddr->err_disable = CONFIG_SYS_DDR_ERR_DIS;
 122         ddr->err_sbe = CONFIG_SYS_DDR_SBE;
 123 #endif
 124         asm("sync;isync");
 125
 126         udelay(500);
 127
 128         ddr->sdram_cfg = CONFIG_SYS_DDR_CONTROL;
 129
 130 #if defined(CONFIG_ECC_INIT_VIA_DDRCONTROLLER)
 131         d_init = 1;
 132         debug("DDR - 1st controller: memory initializing\n");
 133         /*
 134          * Poll until memory is initialized.
 135          * 512 Meg at 400 might hit this 200 times or so.
 136          */
 137         while ((ddr->sdram_cfg_2 & (d_init << 4)) != 0) {
 138                 udelay(1000);
 139         }
 140         debug("DDR: memory initialized\n\n");
 141         asm("sync; isync");
 142         udelay(500);
 143 #endif
 144
 145         return 512 * 1024 * 1024;
 146 }
 147
 148 #endif
 149
 150 #ifdef CONFIG_PCIE1
 151 static struct pci_controller pcie1_hose;
 152 #endif
 153
 154 #ifdef CONFIG_PCIE2
 155 static struct pci_controller pcie2_hose;
 156 #endif
 157
 158 #ifdef CONFIG_PCIE3
 159 static struct pci_controller pcie3_hose;
 160 #endif
 161
 162 int first_free_busno=0;
 163 #ifdef CONFIG_PCI
 164 void pci_init_board(void)
 165 {
 166         volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
 167         uint devdisr = gur->devdisr;
 168         uint io_sel = (gur->pordevsr & MPC85xx_PORDEVSR_IO_SEL) >> 19;
 169         uint host_agent = (gur->porbmsr & MPC85xx_PORBMSR_HA) >> 16;
 170
 171         debug ("   pci_init_board: devdisr=%x, io_sel=%x, host_agent=%x\n",
 172                         devdisr, io_sel, host_agent);
 173
 174         if (!(gur->pordevsr & MPC85xx_PORDEVSR_SGMII1_DIS))
 175                 printf ("    eTSEC1 is in sgmii mode.\n");
 176         if (!(gur->pordevsr & MPC85xx_PORDEVSR_SGMII2_DIS))
 177                 printf ("    eTSEC2 is in sgmii mode.\n");
 178         if (!(gur->pordevsr & MPC85xx_PORDEVSR_SGMII3_DIS))
 179                 printf ("    eTSEC3 is in sgmii mode.\n");
 180         if (!(gur->pordevsr & MPC85xx_PORDEVSR_SGMII4_DIS))
 181                 printf ("    eTSEC4 is in sgmii mode.\n");
 182
 183
 184 #ifdef CONFIG_PCIE3
 185         {
 186                 volatile ccsr_fsl_pci_t *pci = (ccsr_fsl_pci_t *) CONFIG_SYS_PCIE3_ADDR;
 187                 struct pci_controller *hose = &pcie3_hose;
 188                 int pcie_ep = (host_agent == 0) || (host_agent == 3) ||
 189                         (host_agent == 5) || (host_agent == 6);
 190                 int pcie_configured  = (io_sel == 0x7);
 191                 struct pci_region *r = hose->regions;
 192                 u32 temp32;
 193
 194                 if (pcie_configured && !(devdisr & MPC85xx_DEVDISR_PCIE3)){
 195                         printf ("\n    PCIE3 connected to ULI as %s (base address %x)",
 196                                         pcie_ep ? "End Point" : "Root Complex",
 197                                         (uint)pci);
 198                         if (pci->pme_msg_det) {
 199                                 pci->pme_msg_det = 0xffffffff;
 200                                 debug (" with errors.  Clearing.  Now 0x%08x",pci->pme_msg_det);
 201                         }
 202                         printf ("\n");
 203
 204                         /* inbound */
 205                         r += fsl_pci_setup_inbound_windows(r);
 206
 207                         /* outbound memory */
 208                         pci_set_region(r++,
 209                                         CONFIG_SYS_PCIE3_MEM_BUS,
 210                                         CONFIG_SYS_PCIE3_MEM_PHYS,
 211                                         CONFIG_SYS_PCIE3_MEM_SIZE,
 212                                         PCI_REGION_MEM);
 213
 214                         /* outbound io */
 215                         pci_set_region(r++,
 216                                         CONFIG_SYS_PCIE3_IO_BUS,
 217                                         CONFIG_SYS_PCIE3_IO_PHYS,
 218                                         CONFIG_SYS_PCIE3_IO_SIZE,
 219                                         PCI_REGION_IO);
 220
 221                         hose->region_count = r - hose->regions;
 222                         hose->first_busno=first_free_busno;
 223                         pci_setup_indirect(hose, (int) &pci->cfg_addr, (int) &pci->cfg_data);
 224
 225                         fsl_pci_init(hose);
 226
 227                         first_free_busno=hose->last_busno+1;
 228                         printf ("    PCIE3 on bus %02x - %02x\n",
 229                                         hose->first_busno,hose->last_busno);
 230
 231                         /*
 232                          * Activate ULI1575 legacy chip by performing a fake
 233                          * memory access.  Needed to make ULI RTC work.
 234                          * Device 1d has the first on-board memory BAR.
 235                          */
 236
 237                         pci_hose_read_config_dword(hose, PCI_BDF(2, 0x1d, 0 ),
 238                                         PCI_BASE_ADDRESS_1, &temp32);
 239                         if (temp32 >= CONFIG_SYS_PCIE3_MEM_BUS) {
 240                                 void *p = pci_mem_to_virt(PCI_BDF(2, 0x1d, 0),
 241                                                                 temp32, 4, 0);
 242                                 debug(" uli1572 read to %p\n", p);
 243                                 in_be32(p);
 244                         }
 245                 } else {
 246                         printf ("    PCIE3: disabled\n");
 247                 }
 248
 249         }
 250 #else
 251         gur->devdisr |= MPC85xx_DEVDISR_PCIE3; /* disable */
 252 #endif
 253
 254 #ifdef CONFIG_PCIE2
 255         {
 256                 volatile ccsr_fsl_pci_t *pci = (ccsr_fsl_pci_t *) CONFIG_SYS_PCIE2_ADDR;
 257                 struct pci_controller *hose = &pcie2_hose;
 258                 int pcie_ep = (host_agent == 2) || (host_agent == 4) ||
 259                         (host_agent == 6) || (host_agent == 0);
 260                 int pcie_configured  = (io_sel == 0x3) || (io_sel == 0x7);
 261                 struct pci_region *r = hose->regions;
 262
 263                 if (pcie_configured && !(devdisr & MPC85xx_DEVDISR_PCIE2)){
 264                         printf ("\n    PCIE2 connected to Slot 1 as %s (base address %x)",
 265                                         pcie_ep ? "End Point" : "Root Complex",
 266                                         (uint)pci);
 267                         if (pci->pme_msg_det) {
 268                                 pci->pme_msg_det = 0xffffffff;
 269                                 debug (" with errors.  Clearing.  Now 0x%08x",pci->pme_msg_det);
 270                         }
 271                         printf ("\n");
 272
 273                         /* inbound */
 274                         r += fsl_pci_setup_inbound_windows(r);
 275
 276                         /* outbound memory */
 277                         pci_set_region(r++,
 278                                         CONFIG_SYS_PCIE2_MEM_BUS,
 279                                         CONFIG_SYS_PCIE2_MEM_PHYS,
 280                                         CONFIG_SYS_PCIE2_MEM_SIZE,
 281                                         PCI_REGION_MEM);
 282
 283                         /* outbound io */
 284                         pci_set_region(r++,
 285                                         CONFIG_SYS_PCIE2_IO_BUS,
 286                                         CONFIG_SYS_PCIE2_IO_PHYS,
 287                                         CONFIG_SYS_PCIE2_IO_SIZE,
 288                                         PCI_REGION_IO);
 289
 290                         hose->region_count = r - hose->regions;
 291                         hose->first_busno=first_free_busno;
 292                         pci_setup_indirect(hose, (int) &pci->cfg_addr, (int) &pci->cfg_data);
 293
 294                         fsl_pci_init(hose);
 295                         first_free_busno=hose->last_busno+1;
 296                         printf ("    PCIE2 on bus %02x - %02x\n",
 297                                         hose->first_busno,hose->last_busno);
 298
 299                 } else {
 300                         printf ("    PCIE2: disabled\n");
 301                 }
 302
 303         }
 304 #else
 305         gur->devdisr |= MPC85xx_DEVDISR_PCIE2; /* disable */
 306 #endif
 307 #ifdef CONFIG_PCIE1
 308         {
 309                 volatile ccsr_fsl_pci_t *pci = (ccsr_fsl_pci_t *) CONFIG_SYS_PCIE1_ADDR;
 310                 struct pci_controller *hose = &pcie1_hose;
 311                 int pcie_ep = (host_agent <= 1) || (host_agent == 4) ||
 312                         (host_agent == 5);
 313                 int pcie_configured  = (io_sel == 0x2) || (io_sel == 0x3) ||
 314                                         (io_sel == 0x7) || (io_sel == 0xb) ||
 315                                         (io_sel == 0xc) || (io_sel == 0xf);
 316                 struct pci_region *r = hose->regions;
 317
 318                 if (pcie_configured && !(devdisr & MPC85xx_DEVDISR_PCIE)){
 319                         printf ("\n    PCIE1 connected to Slot 2 as %s (base address %x)",
 320                                         pcie_ep ? "End Point" : "Root Complex",
 321                                         (uint)pci);
 322                         if (pci->pme_msg_det) {
 323                                 pci->pme_msg_det = 0xffffffff;
 324                                 debug (" with errors.  Clearing.  Now 0x%08x",pci->pme_msg_det);
 325                         }
 326                         printf ("\n");
 327
 328                         /* inbound */
 329                         r += fsl_pci_setup_inbound_windows(r);
 330
 331                         /* outbound memory */
 332                         pci_set_region(r++,
 333                                         CONFIG_SYS_PCIE1_MEM_BUS,
 334                                         CONFIG_SYS_PCIE1_MEM_PHYS,
 335                                         CONFIG_SYS_PCIE1_MEM_SIZE,
 336                                         PCI_REGION_MEM);
 337
 338                         /* outbound io */
 339                         pci_set_region(r++,
 340                                         CONFIG_SYS_PCIE1_IO_BUS,
 341                                         CONFIG_SYS_PCIE1_IO_PHYS,
 342                                         CONFIG_SYS_PCIE1_IO_SIZE,
 343                                         PCI_REGION_IO);
 344
 345                         hose->region_count = r - hose->regions;
 346                         hose->first_busno=first_free_busno;
 347
 348                         pci_setup_indirect(hose, (int) &pci->cfg_addr, (int) &pci->cfg_data);
 349
 350                         fsl_pci_init(hose);
 351
 352                         first_free_busno=hose->last_busno+1;
 353                         printf("    PCIE1 on bus %02x - %02x\n",
 354                                         hose->first_busno,hose->last_busno);
 355
 356                 } else {
 357                         printf ("    PCIE1: disabled\n");
 358                 }
 359
 360         }
 361 #else
 362         gur->devdisr |= MPC85xx_DEVDISR_PCIE; /* disable */
 363 #endif
 364 }
 365 #endif
 366
 367 int board_early_init_r(void)
 368 {
 369         const unsigned int flashbase = CONFIG_SYS_FLASH_BASE;
 370         const u8 flash_esel = 2;
 371
 372         /*
 373          * Remap Boot flash + PROMJET region to caching-inhibited
 374          * so that flash can be erased properly.
 375          */
 376
 377         /* Flush d-cache and invalidate i-cache of any FLASH data */
 378         flush_dcache();
 379         invalidate_icache();
 380
 381         /* invalidate existing TLB entry for flash + promjet */
 382         disable_tlb(flash_esel);
 383
 384         set_tlb(1, flashbase, CONFIG_SYS_FLASH_BASE_PHYS,       /* tlb, epn, rpn */
 385                         MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G, /* perms, wimge */
 386                         0, flash_esel, BOOKE_PAGESZ_256M, 1);   /* ts, esel, tsize, iprot */
 387
 388         return 0;
 389 }
 390
 391 #ifdef CONFIG_GET_CLK_FROM_ICS307
 392 /* decode S[0-2] to Output Divider (OD) */
 393 static unsigned char ics307_S_to_OD[] = {
 394         10, 2, 8, 4, 5, 7, 3, 6
 395 };
 396
 397 /* Calculate frequency being generated by ICS307-02 clock chip based upon
 398  * the control bytes being programmed into it. */
 399 /* XXX: This function should probably go into a common library */
 400 static unsigned long
 401 ics307_clk_freq (unsigned char cw0, unsigned char cw1, unsigned char cw2)
 402 {
 403         const unsigned long InputFrequency = CONFIG_ICS307_REFCLK_HZ;
 404         unsigned long VDW = ((cw1 << 1) & 0x1FE) + ((cw2 >> 7) & 1);
 405         unsigned long RDW = cw2 & 0x7F;
 406         unsigned long OD = ics307_S_to_OD[cw0 & 0x7];
 407         unsigned long freq;
 408
 409         /* CLK1Frequency = InputFrequency * 2 * (VDW + 8) / ((RDW + 2) * OD) */
 410
 411         /* cw0:  C1 C0 TTL F1 F0 S2 S1 S0
 412          * cw1:  V8 V7 V6 V5 V4 V3 V2 V1
 413          * cw2:  V0 R6 R5 R4 R3 R2 R1 R0
 414          *
 415          * R6:R0 = Reference Divider Word (RDW)
 416          * V8:V0 = VCO Divider Word (VDW)
 417          * S2:S0 = Output Divider Select (OD)
 418          * F1:F0 = Function of CLK2 Output
 419          * TTL = duty cycle
 420          * C1:C0 = internal load capacitance for cyrstal
 421          */
 422
 423         /* Adding 1 to get a "nicely" rounded number, but this needs
 424          * more tweaking to get a "properly" rounded number. */
 425
 426         freq = 1 + (InputFrequency * 2 * (VDW + 8) / ((RDW + 2) * OD));
 427
 428         debug("ICS307: CW[0-2]: %02X %02X %02X => %u Hz\n", cw0, cw1, cw2,
 429                         freq);
 430         return freq;
 431 }
 432
 433 unsigned long get_board_sys_clk(ulong dummy)
 434 {
 435         u8 *pixis_base = (u8 *)PIXIS_BASE;
 436
 437         return ics307_clk_freq (
 438                         in_8(pixis_base + PIXIS_VSYSCLK0),
 439                         in_8(pixis_base + PIXIS_VSYSCLK1),
 440                         in_8(pixis_base + PIXIS_VSYSCLK2)
 441                         );
 442 }
 443
 444 unsigned long get_board_ddr_clk(ulong dummy)
 445 {
 446         u8 *pixis_base = (u8 *)PIXIS_BASE;
 447
 448         return ics307_clk_freq (
 449                         in_8(pixis_base + PIXIS_VDDRCLK0),
 450                         in_8(pixis_base + PIXIS_VDDRCLK1),
 451                         in_8(pixis_base + PIXIS_VDDRCLK2)
 452                         );
 453 }
 454 #else
 455 unsigned long get_board_sys_clk(ulong dummy)
 456 {
 457         u8 i;
 458         ulong val = 0;
 459         u8 *pixis_base = (u8 *)PIXIS_BASE;
 460
 461         i = in_8(pixis_base + PIXIS_SPD);
 462         i &= 0x07;
 463
 464         switch (i) {
 465                 case 0:
 466                         val = 33333333;
 467                         break;
 468                 case 1:
 469                         val = 40000000;
 470                         break;
 471                 case 2:
 472                         val = 50000000;
 473                         break;
 474                 case 3:
 475                         val = 66666666;
 476                         break;
 477                 case 4:
 478                         val = 83333333;
 479                         break;
 480                 case 5:
 481                         val = 100000000;
 482                         break;
 483                 case 6:
 484                         val = 133333333;
 485                         break;
 486                 case 7:
 487                         val = 166666666;
 488                         break;
 489         }
 490
 491         return val;
 492 }
 493
 494 unsigned long get_board_ddr_clk(ulong dummy)
 495 {
 496         u8 i;
 497         ulong val = 0;
 498         u8 *pixis_base = (u8 *)PIXIS_BASE;
 499
 500         i = in_8(pixis_base + PIXIS_SPD);
 501         i &= 0x38;
 502         i >>= 3;
 503
 504         switch (i) {
 505                 case 0:
 506                         val = 33333333;
 507                         break;
 508                 case 1:
 509                         val = 40000000;
 510                         break;
 511                 case 2:
 512                         val = 50000000;
 513                         break;
 514                 case 3:
 515                         val = 66666666;
 516                         break;
 517                 case 4:
 518                         val = 83333333;
 519                         break;
 520                 case 5:
 521                         val = 100000000;
 522                         break;
 523                 case 6:
 524                         val = 133333333;
 525                         break;
 526                 case 7:
 527                         val = 166666666;
 528                         break;
 529         }
 530         return val;
 531 }
 532 #endif
 533
 534 #ifdef CONFIG_TSEC_ENET
 535 int board_eth_init(bd_t *bis)
 536 {
 537         struct tsec_info_struct tsec_info[4];
 538         volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
 539         int num = 0;
 540
 541 #ifdef CONFIG_TSEC1
 542         SET_STD_TSEC_INFO(tsec_info[num], 1);
 543         if (!(gur->pordevsr & MPC85xx_PORDEVSR_SGMII1_DIS))
 544                 tsec_info[num].flags |= TSEC_SGMII;
 545         num++;
 546 #endif
 547 #ifdef CONFIG_TSEC2
 548         SET_STD_TSEC_INFO(tsec_info[num], 2);
 549         if (!(gur->pordevsr & MPC85xx_PORDEVSR_SGMII2_DIS))
 550                 tsec_info[num].flags |= TSEC_SGMII;
 551         num++;
 552 #endif
 553 #ifdef CONFIG_TSEC3
 554         SET_STD_TSEC_INFO(tsec_info[num], 3);
 555         if (!(gur->pordevsr & MPC85xx_PORDEVSR_SGMII3_DIS))
 556                 tsec_info[num].flags |= TSEC_SGMII;
 557         num++;
 558 #endif
 559 #ifdef CONFIG_TSEC4
 560         SET_STD_TSEC_INFO(tsec_info[num], 4);
 561         if (!(gur->pordevsr & MPC85xx_PORDEVSR_SGMII4_DIS))
 562                 tsec_info[num].flags |= TSEC_SGMII;
 563         num++;
 564 #endif
 565
 566         if (!num) {
 567                 printf("No TSECs initialized\n");
 568
 569                 return 0;
 570         }
 571
 572 #ifdef CONFIG_FSL_SGMII_RISER
 573         fsl_sgmii_riser_init(tsec_info, num);
 574 #endif
 575
 576         tsec_eth_init(bis, tsec_info, num);
 577
 578         return 0;
 579 }
 580 #endif
 581
 582 #if defined(CONFIG_OF_BOARD_SETUP)
 583 void ft_board_setup(void *blob, bd_t *bd)
 584 {
 585         phys_addr_t base;
 586         phys_size_t size;
 587
 588         ft_cpu_setup(blob, bd);
 589
 590         base = getenv_bootm_low();
 591         size = getenv_bootm_size();
 592
 593         fdt_fixup_memory(blob, (u64)base, (u64)size);
 594
 595 #ifdef CONFIG_PCIE3
 596         ft_fsl_pci_setup(blob, "pci0", &pcie3_hose);
 597 #endif
 598 #ifdef CONFIG_PCIE2
 599         ft_fsl_pci_setup(blob, "pci1", &pcie2_hose);
 600 #endif
 601 #ifdef CONFIG_PCIE1
 602         ft_fsl_pci_setup(blob, "pci2", &pcie1_hose);
 603 #endif
 604 #ifdef CONFIG_FSL_SGMII_RISER
 605         fsl_sgmii_riser_fdt_fixup(blob);
 606 #endif
 607 }
 608 #endif
 609
 610 #ifdef CONFIG_MP
 611 extern void cpu_mp_lmb_reserve(struct lmb *lmb);
 612
 613 void board_lmb_reserve(struct lmb *lmb)
 614 {
 615         cpu_mp_lmb_reserve(lmb);
 616 }
 617 #endif