]> git.ipfire.org Git - thirdparty/u-boot.git/blob - board/st/stm32f746-disco/stm32f746-disco.c
clk: clk_stm32f: Remove STMMAC clock setup
[thirdparty/u-boot.git] / board / st / stm32f746-disco / stm32f746-disco.c
1 /*
2 * Copyright (C) 2016, STMicroelectronics - All Rights Reserved
3 * Author(s): Vikas Manocha, <vikas.manocha@st.com> for STMicroelectronics.
4 *
5 * SPDX-License-Identifier: GPL-2.0+
6 */
7
8 #include <common.h>
9 #include <dm.h>
10 #include <ram.h>
11 #include <spl.h>
12 #include <asm/io.h>
13 #include <asm/armv7m.h>
14 #include <asm/arch/stm32.h>
15 #include <asm/arch/gpio.h>
16 #include <asm/arch/stm32_periph.h>
17 #include <asm/arch/stm32_defs.h>
18 #include <asm/arch/syscfg.h>
19 #include <asm/gpio.h>
20
21 DECLARE_GLOBAL_DATA_PTR;
22
23 int get_memory_base_size(fdt_addr_t *mr_base, fdt_addr_t *mr_size)
24 {
25 int mr_node;
26
27 mr_node = fdt_path_offset(gd->fdt_blob, "/memory");
28 if (mr_node < 0)
29 return mr_node;
30 *mr_base = fdtdec_get_addr_size_auto_noparent(gd->fdt_blob, mr_node,
31 "reg", 0, mr_size, false);
32 debug("mr_base = %lx, mr_size= %lx\n", *mr_base, *mr_size);
33
34 return 0;
35 }
36 int dram_init(void)
37 {
38 int rv;
39 fdt_addr_t mr_base, mr_size;
40
41 #ifndef CONFIG_SUPPORT_SPL
42 struct udevice *dev;
43 rv = uclass_get_device(UCLASS_RAM, 0, &dev);
44 if (rv) {
45 debug("DRAM init failed: %d\n", rv);
46 return rv;
47 }
48
49 #endif
50 rv = get_memory_base_size(&mr_base, &mr_size);
51 if (rv)
52 return rv;
53 gd->ram_size = mr_size;
54 gd->ram_top = mr_base;
55
56 return rv;
57 }
58
59 int dram_init_banksize(void)
60 {
61 fdt_addr_t mr_base, mr_size;
62 get_memory_base_size(&mr_base, &mr_size);
63 /*
64 * Fill in global info with description of SRAM configuration
65 */
66 gd->bd->bi_dram[0].start = mr_base;
67 gd->bd->bi_dram[0].size = mr_size;
68
69 return 0;
70 }
71
72 #ifdef CONFIG_ETH_DESIGNWARE
73 static int stmmac_setup(void)
74 {
75 clock_setup(SYSCFG_CLOCK_CFG);
76 /* Set >RMII mode */
77 STM32_SYSCFG->pmc |= SYSCFG_PMC_MII_RMII_SEL;
78
79 return 0;
80 }
81
82 int board_early_init_f(void)
83 {
84 stmmac_setup();
85
86 return 0;
87 }
88 #endif
89
90 #ifdef CONFIG_SPL_BUILD
91 #ifdef CONFIG_SPL_OS_BOOT
92 int spl_start_uboot(void)
93 {
94 debug("SPL: booting kernel\n");
95 /* break into full u-boot on 'c' */
96 return serial_tstc() && serial_getc() == 'c';
97 }
98 #endif
99
100 int spl_dram_init(void)
101 {
102 struct udevice *dev;
103 int rv;
104 rv = uclass_get_device(UCLASS_RAM, 0, &dev);
105 if (rv)
106 debug("DRAM init failed: %d\n", rv);
107 return rv;
108 }
109 void spl_board_init(void)
110 {
111 spl_dram_init();
112 preloader_console_init();
113 arch_cpu_init(); /* to configure mpu for sdram rw permissions */
114 }
115 u32 spl_boot_device(void)
116 {
117 return BOOT_DEVICE_XIP;
118 }
119
120 #endif
121 u32 get_board_rev(void)
122 {
123 return 0;
124 }
125
126 int board_late_init(void)
127 {
128 struct gpio_desc gpio = {};
129 int node;
130
131 node = fdt_node_offset_by_compatible(gd->fdt_blob, 0, "st,led1");
132 if (node < 0)
133 return -1;
134
135 gpio_request_by_name_nodev(offset_to_ofnode(node), "led-gpio", 0, &gpio,
136 GPIOD_IS_OUT);
137
138 if (dm_gpio_is_valid(&gpio)) {
139 dm_gpio_set_value(&gpio, 0);
140 mdelay(10);
141 dm_gpio_set_value(&gpio, 1);
142 }
143
144 /* read button 1*/
145 node = fdt_node_offset_by_compatible(gd->fdt_blob, 0, "st,button1");
146 if (node < 0)
147 return -1;
148
149 gpio_request_by_name_nodev(offset_to_ofnode(node), "button-gpio", 0,
150 &gpio, GPIOD_IS_IN);
151
152 if (dm_gpio_is_valid(&gpio)) {
153 if (dm_gpio_get_value(&gpio))
154 puts("usr button is at HIGH LEVEL\n");
155 else
156 puts("usr button is at LOW LEVEL\n");
157 }
158
159 return 0;
160 }
161
162 int board_init(void)
163 {
164 gd->bd->bi_boot_params = gd->bd->bi_dram[0].start + 0x100;
165 return 0;
166 }