]> git.ipfire.org Git - thirdparty/kernel/stable.git/blob - drivers/crypto/amcc/crypto4xx_core.h
18df695ca6b10f42a7276ee03ce3107a08e6f092
[thirdparty/kernel/stable.git] / drivers / crypto / amcc / crypto4xx_core.h
1 /**
2 * AMCC SoC PPC4xx Crypto Driver
3 *
4 * Copyright (c) 2008 Applied Micro Circuits Corporation.
5 * All rights reserved. James Hsiao <jhsiao@amcc.com>
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation; either version 2 of the License, or
10 * (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * This is the header file for AMCC Crypto offload Linux device driver for
18 * use with Linux CryptoAPI.
19
20 */
21
22 #ifndef __CRYPTO4XX_CORE_H__
23 #define __CRYPTO4XX_CORE_H__
24
25 #include <linux/ratelimit.h>
26 #include <linux/mutex.h>
27 #include <crypto/internal/hash.h>
28 #include <crypto/internal/aead.h>
29 #include <crypto/internal/rng.h>
30 #include <crypto/internal/skcipher.h>
31 #include "crypto4xx_reg_def.h"
32 #include "crypto4xx_sa.h"
33
34 #define PPC460SX_SDR0_SRST 0x201
35 #define PPC405EX_SDR0_SRST 0x200
36 #define PPC460EX_SDR0_SRST 0x201
37 #define PPC460EX_CE_RESET 0x08000000
38 #define PPC460SX_CE_RESET 0x20000000
39 #define PPC405EX_CE_RESET 0x00000008
40
41 #define CRYPTO4XX_CRYPTO_PRIORITY 300
42 #define PPC4XX_NUM_PD 256
43 #define PPC4XX_LAST_PD (PPC4XX_NUM_PD - 1)
44 #define PPC4XX_NUM_GD 1024
45 #define PPC4XX_LAST_GD (PPC4XX_NUM_GD - 1)
46 #define PPC4XX_NUM_SD 256
47 #define PPC4XX_LAST_SD (PPC4XX_NUM_SD - 1)
48 #define PPC4XX_SD_BUFFER_SIZE 2048
49
50 #define PD_ENTRY_BUSY BIT(1)
51 #define PD_ENTRY_INUSE BIT(0)
52 #define PD_ENTRY_FREE 0
53 #define ERING_WAS_FULL 0xffffffff
54
55 struct crypto4xx_device;
56
57 union shadow_sa_buf {
58 struct dynamic_sa_ctl sa;
59
60 /* alloc 256 bytes which is enough for any kind of dynamic sa */
61 u8 buf[256];
62 } __packed;
63
64 struct pd_uinfo {
65 struct crypto4xx_device *dev;
66 u32 state;
67 u32 using_sd;
68 u32 first_gd; /* first gather discriptor
69 used by this packet */
70 u32 num_gd; /* number of gather discriptor
71 used by this packet */
72 u32 first_sd; /* first scatter discriptor
73 used by this packet */
74 u32 num_sd; /* number of scatter discriptors
75 used by this packet */
76 struct dynamic_sa_ctl *sa_va; /* shadow sa */
77 struct sa_state_record *sr_va; /* state record for shadow sa */
78 u32 sr_pa;
79 struct scatterlist *dest_va;
80 struct crypto_async_request *async_req; /* base crypto request
81 for this packet */
82 };
83
84 struct crypto4xx_device {
85 struct crypto4xx_core_device *core_dev;
86 void __iomem *ce_base;
87 void __iomem *trng_base;
88
89 struct ce_pd *pdr; /* base address of packet descriptor ring */
90 dma_addr_t pdr_pa; /* physical address of pdr_base_register */
91 struct ce_gd *gdr; /* gather descriptor ring */
92 dma_addr_t gdr_pa; /* physical address of gdr_base_register */
93 struct ce_sd *sdr; /* scatter descriptor ring */
94 dma_addr_t sdr_pa; /* physical address of sdr_base_register */
95 void *scatter_buffer_va;
96 dma_addr_t scatter_buffer_pa;
97
98 union shadow_sa_buf *shadow_sa_pool;
99 dma_addr_t shadow_sa_pool_pa;
100 struct sa_state_record *shadow_sr_pool;
101 dma_addr_t shadow_sr_pool_pa;
102 u32 pdr_tail;
103 u32 pdr_head;
104 u32 gdr_tail;
105 u32 gdr_head;
106 u32 sdr_tail;
107 u32 sdr_head;
108 struct pd_uinfo *pdr_uinfo;
109 struct list_head alg_list; /* List of algorithm supported
110 by this device */
111 struct ratelimit_state aead_ratelimit;
112 bool is_revb;
113 };
114
115 struct crypto4xx_core_device {
116 struct device *device;
117 struct platform_device *ofdev;
118 struct crypto4xx_device *dev;
119 struct hwrng *trng;
120 u32 int_status;
121 u32 irq;
122 struct tasklet_struct tasklet;
123 spinlock_t lock;
124 struct mutex rng_lock;
125 };
126
127 struct crypto4xx_ctx {
128 struct crypto4xx_device *dev;
129 struct dynamic_sa_ctl *sa_in;
130 struct dynamic_sa_ctl *sa_out;
131 __le32 iv_nonce;
132 u32 sa_len;
133 union {
134 struct crypto_skcipher *cipher;
135 struct crypto_aead *aead;
136 } sw_cipher;
137 };
138
139 struct crypto4xx_aead_reqctx {
140 struct scatterlist dst[2];
141 };
142
143 struct crypto4xx_alg_common {
144 u32 type;
145 union {
146 struct skcipher_alg cipher;
147 struct ahash_alg hash;
148 struct aead_alg aead;
149 struct rng_alg rng;
150 } u;
151 };
152
153 struct crypto4xx_alg {
154 struct list_head entry;
155 struct crypto4xx_alg_common alg;
156 struct crypto4xx_device *dev;
157 };
158
159 int crypto4xx_alloc_sa(struct crypto4xx_ctx *ctx, u32 size);
160 void crypto4xx_free_sa(struct crypto4xx_ctx *ctx);
161 void crypto4xx_free_ctx(struct crypto4xx_ctx *ctx);
162 int crypto4xx_build_pd(struct crypto_async_request *req,
163 struct crypto4xx_ctx *ctx,
164 struct scatterlist *src,
165 struct scatterlist *dst,
166 const unsigned int datalen,
167 const __le32 *iv, const u32 iv_len,
168 const struct dynamic_sa_ctl *sa,
169 const unsigned int sa_len,
170 const unsigned int assoclen,
171 struct scatterlist *dst_tmp);
172 int crypto4xx_setkey_aes_cbc(struct crypto_skcipher *cipher,
173 const u8 *key, unsigned int keylen);
174 int crypto4xx_setkey_aes_cfb(struct crypto_skcipher *cipher,
175 const u8 *key, unsigned int keylen);
176 int crypto4xx_setkey_aes_ctr(struct crypto_skcipher *cipher,
177 const u8 *key, unsigned int keylen);
178 int crypto4xx_setkey_aes_ecb(struct crypto_skcipher *cipher,
179 const u8 *key, unsigned int keylen);
180 int crypto4xx_setkey_aes_ofb(struct crypto_skcipher *cipher,
181 const u8 *key, unsigned int keylen);
182 int crypto4xx_setkey_rfc3686(struct crypto_skcipher *cipher,
183 const u8 *key, unsigned int keylen);
184 int crypto4xx_encrypt_ctr(struct skcipher_request *req);
185 int crypto4xx_decrypt_ctr(struct skcipher_request *req);
186 int crypto4xx_encrypt_iv(struct skcipher_request *req);
187 int crypto4xx_decrypt_iv(struct skcipher_request *req);
188 int crypto4xx_encrypt_noiv(struct skcipher_request *req);
189 int crypto4xx_decrypt_noiv(struct skcipher_request *req);
190 int crypto4xx_rfc3686_encrypt(struct skcipher_request *req);
191 int crypto4xx_rfc3686_decrypt(struct skcipher_request *req);
192 int crypto4xx_sha1_alg_init(struct crypto_tfm *tfm);
193 int crypto4xx_hash_digest(struct ahash_request *req);
194 int crypto4xx_hash_final(struct ahash_request *req);
195 int crypto4xx_hash_update(struct ahash_request *req);
196 int crypto4xx_hash_init(struct ahash_request *req);
197
198 /**
199 * Note: Only use this function to copy items that is word aligned.
200 */
201 static inline void crypto4xx_memcpy_swab32(u32 *dst, const void *buf,
202 size_t len)
203 {
204 for (; len >= 4; buf += 4, len -= 4)
205 *dst++ = __swab32p((u32 *) buf);
206
207 if (len) {
208 const u8 *tmp = (u8 *)buf;
209
210 switch (len) {
211 case 3:
212 *dst = (tmp[2] << 16) |
213 (tmp[1] << 8) |
214 tmp[0];
215 break;
216 case 2:
217 *dst = (tmp[1] << 8) |
218 tmp[0];
219 break;
220 case 1:
221 *dst = tmp[0];
222 break;
223 default:
224 break;
225 }
226 }
227 }
228
229 static inline void crypto4xx_memcpy_from_le32(u32 *dst, const void *buf,
230 size_t len)
231 {
232 crypto4xx_memcpy_swab32(dst, buf, len);
233 }
234
235 static inline void crypto4xx_memcpy_to_le32(__le32 *dst, const void *buf,
236 size_t len)
237 {
238 crypto4xx_memcpy_swab32((u32 *)dst, buf, len);
239 }
240
241 int crypto4xx_setauthsize_aead(struct crypto_aead *ciper,
242 unsigned int authsize);
243 int crypto4xx_setkey_aes_ccm(struct crypto_aead *cipher,
244 const u8 *key, unsigned int keylen);
245 int crypto4xx_encrypt_aes_ccm(struct aead_request *req);
246 int crypto4xx_decrypt_aes_ccm(struct aead_request *req);
247 int crypto4xx_setkey_aes_gcm(struct crypto_aead *cipher,
248 const u8 *key, unsigned int keylen);
249 int crypto4xx_encrypt_aes_gcm(struct aead_request *req);
250 int crypto4xx_decrypt_aes_gcm(struct aead_request *req);
251
252 #endif