]>
git.ipfire.org Git - thirdparty/u-boot.git/blob - drivers/i2c/rcar_i2c.c
1 // SPDX-License-Identifier: GPL-2.0+
3 * drivers/i2c/rcar_i2c.c
5 * Copyright (C) 2018 Marek Vasut <marek.vasut@gmail.com>
7 * Clock configuration based on Linux i2c-rcar.c:
8 * Copyright (C) 2014-15 Wolfram Sang <wsa@sang-engineering.com>
9 * Copyright (C) 2011-2015 Renesas Electronics Corporation
10 * Copyright (C) 2012-14 Renesas Solutions Corp.
11 * Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
21 #define RCAR_I2C_ICSCR 0x00 /* slave ctrl */
22 #define RCAR_I2C_ICMCR 0x04 /* master ctrl */
23 #define RCAR_I2C_ICMCR_MDBS BIT(7) /* non-fifo mode switch */
24 #define RCAR_I2C_ICMCR_FSCL BIT(6) /* override SCL pin */
25 #define RCAR_I2C_ICMCR_FSDA BIT(5) /* override SDA pin */
26 #define RCAR_I2C_ICMCR_OBPC BIT(4) /* override pins */
27 #define RCAR_I2C_ICMCR_MIE BIT(3) /* master if enable */
28 #define RCAR_I2C_ICMCR_TSBE BIT(2)
29 #define RCAR_I2C_ICMCR_FSB BIT(1) /* force stop bit */
30 #define RCAR_I2C_ICMCR_ESG BIT(0) /* enable start bit gen */
31 #define RCAR_I2C_ICSSR 0x08 /* slave status */
32 #define RCAR_I2C_ICMSR 0x0c /* master status */
33 #define RCAR_I2C_ICMSR_MASK 0x7f
34 #define RCAR_I2C_ICMSR_MNR BIT(6) /* Nack */
35 #define RCAR_I2C_ICMSR_MAL BIT(5) /* Arbitration lost */
36 #define RCAR_I2C_ICMSR_MST BIT(4) /* Stop */
37 #define RCAR_I2C_ICMSR_MDE BIT(3)
38 #define RCAR_I2C_ICMSR_MDT BIT(2)
39 #define RCAR_I2C_ICMSR_MDR BIT(1)
40 #define RCAR_I2C_ICMSR_MAT BIT(0)
41 #define RCAR_I2C_ICSIER 0x10 /* slave irq enable */
42 #define RCAR_I2C_ICMIER 0x14 /* master irq enable */
43 #define RCAR_I2C_ICCCR 0x18 /* clock dividers */
44 #define RCAR_I2C_ICCCR_SCGD_OFF 3
45 #define RCAR_I2C_ICSAR 0x1c /* slave address */
46 #define RCAR_I2C_ICMAR 0x20 /* master address */
47 #define RCAR_I2C_ICRXD_ICTXD 0x24 /* data port */
49 * First Bit Setup Cycle (Gen3).
50 * Defines 1st bit delay between SDA and SCL.
52 #define RCAR_I2C_ICFBSCR 0x38
53 #define RCAR_I2C_ICFBSCR_TCYC17 0x0f /* 17*Tcyc */
61 struct rcar_i2c_priv
{
66 enum rcar_i2c_type type
;
69 static int rcar_i2c_finish(struct udevice
*dev
)
71 struct rcar_i2c_priv
*priv
= dev_get_priv(dev
);
74 ret
= wait_for_bit_le32(priv
->base
+ RCAR_I2C_ICMSR
, RCAR_I2C_ICMSR_MST
,
77 writel(0, priv
->base
+ RCAR_I2C_ICSSR
);
78 writel(0, priv
->base
+ RCAR_I2C_ICMSR
);
79 writel(0, priv
->base
+ RCAR_I2C_ICMCR
);
84 static int rcar_i2c_recover(struct udevice
*dev
)
86 struct rcar_i2c_priv
*priv
= dev_get_priv(dev
);
87 u32 mcr
= RCAR_I2C_ICMCR_MDBS
| RCAR_I2C_ICMCR_OBPC
;
88 u32 mcra
= mcr
| RCAR_I2C_ICMCR_FSDA
;
92 /* Send 9 SCL pulses */
93 for (i
= 0; i
< 9; i
++) {
94 writel(mcra
| RCAR_I2C_ICMCR_FSCL
, priv
->base
+ RCAR_I2C_ICMCR
);
96 writel(mcra
, priv
->base
+ RCAR_I2C_ICMCR
);
100 /* Send stop condition */
102 writel(mcra
, priv
->base
+ RCAR_I2C_ICMCR
);
104 writel(mcr
, priv
->base
+ RCAR_I2C_ICMCR
);
106 writel(mcr
| RCAR_I2C_ICMCR_FSCL
, priv
->base
+ RCAR_I2C_ICMCR
);
108 writel(mcra
| RCAR_I2C_ICMCR_FSCL
, priv
->base
+ RCAR_I2C_ICMCR
);
111 mstat
= readl(priv
->base
+ RCAR_I2C_ICMSR
);
112 return mstat
& RCAR_I2C_ICMCR_FSDA
? -EBUSY
: 0;
115 static int rcar_i2c_set_addr(struct udevice
*dev
, u8 chip
, u8 read
)
117 struct rcar_i2c_priv
*priv
= dev_get_priv(dev
);
118 u32 mask
= RCAR_I2C_ICMSR_MAT
|
119 (read
? RCAR_I2C_ICMSR_MDR
: RCAR_I2C_ICMSR_MDE
);
122 writel(0, priv
->base
+ RCAR_I2C_ICMIER
);
123 writel(RCAR_I2C_ICMCR_MDBS
, priv
->base
+ RCAR_I2C_ICMCR
);
124 writel(0, priv
->base
+ RCAR_I2C_ICMSR
);
125 writel(priv
->icccr
, priv
->base
+ RCAR_I2C_ICCCR
);
127 /* Wait for the bus */
128 ret
= wait_for_bit_le32(priv
->base
+ RCAR_I2C_ICMCR
,
129 RCAR_I2C_ICMCR_FSDA
, false, 2, true);
131 if (rcar_i2c_recover(dev
)) {
132 dev_err(dev
, "Bus busy, aborting\n");
137 writel((chip
<< 1) | read
, priv
->base
+ RCAR_I2C_ICMAR
);
139 writel(RCAR_I2C_ICMCR_MDBS
| RCAR_I2C_ICMCR_MIE
| RCAR_I2C_ICMCR_ESG
,
140 priv
->base
+ RCAR_I2C_ICMCR
);
142 writel(0, priv
->base
+ RCAR_I2C_ICMSR
);
144 ret
= wait_for_bit_le32(priv
->base
+ RCAR_I2C_ICMSR
, mask
,
150 if (readl(priv
->base
+ RCAR_I2C_ICMSR
) & RCAR_I2C_ICMSR_MNR
)
156 static int rcar_i2c_read_common(struct udevice
*dev
, struct i2c_msg
*msg
)
158 struct rcar_i2c_priv
*priv
= dev_get_priv(dev
);
159 u32 icmcr
= RCAR_I2C_ICMCR_MDBS
| RCAR_I2C_ICMCR_MIE
;
160 int i
, ret
= -EREMOTEIO
;
162 for (i
= 0; i
< msg
->len
; i
++) {
163 if (msg
->len
- 1 == i
)
164 icmcr
|= RCAR_I2C_ICMCR_FSB
;
166 writel(icmcr
, priv
->base
+ RCAR_I2C_ICMCR
);
167 writel((u32
)~RCAR_I2C_ICMSR_MDR
, priv
->base
+ RCAR_I2C_ICMSR
);
169 ret
= wait_for_bit_le32(priv
->base
+ RCAR_I2C_ICMSR
,
170 RCAR_I2C_ICMSR_MDR
, true, 100, true);
174 msg
->buf
[i
] = readl(priv
->base
+ RCAR_I2C_ICRXD_ICTXD
) & 0xff;
177 writel((u32
)~RCAR_I2C_ICMSR_MDR
, priv
->base
+ RCAR_I2C_ICMSR
);
179 return rcar_i2c_finish(dev
);
182 static int rcar_i2c_write_common(struct udevice
*dev
, struct i2c_msg
*msg
)
184 struct rcar_i2c_priv
*priv
= dev_get_priv(dev
);
185 u32 icmcr
= RCAR_I2C_ICMCR_MDBS
| RCAR_I2C_ICMCR_MIE
;
186 int i
, ret
= -EREMOTEIO
;
188 for (i
= 0; i
< msg
->len
; i
++) {
189 writel(msg
->buf
[i
], priv
->base
+ RCAR_I2C_ICRXD_ICTXD
);
190 writel(icmcr
, priv
->base
+ RCAR_I2C_ICMCR
);
191 writel((u32
)~RCAR_I2C_ICMSR_MDE
, priv
->base
+ RCAR_I2C_ICMSR
);
193 ret
= wait_for_bit_le32(priv
->base
+ RCAR_I2C_ICMSR
,
194 RCAR_I2C_ICMSR_MDE
, true, 100, true);
199 writel((u32
)~RCAR_I2C_ICMSR_MDE
, priv
->base
+ RCAR_I2C_ICMSR
);
200 icmcr
|= RCAR_I2C_ICMCR_FSB
;
201 writel(icmcr
, priv
->base
+ RCAR_I2C_ICMCR
);
203 return rcar_i2c_finish(dev
);
206 static int rcar_i2c_xfer(struct udevice
*dev
, struct i2c_msg
*msg
, int nmsgs
)
210 for (; nmsgs
> 0; nmsgs
--, msg
++) {
211 ret
= rcar_i2c_set_addr(dev
, msg
->addr
, 1);
215 if (msg
->flags
& I2C_M_RD
)
216 ret
= rcar_i2c_read_common(dev
, msg
);
218 ret
= rcar_i2c_write_common(dev
, msg
);
227 static int rcar_i2c_probe_chip(struct udevice
*dev
, uint addr
, uint flags
)
229 struct rcar_i2c_priv
*priv
= dev_get_priv(dev
);
232 /* Ignore address 0, slave address */
236 ret
= rcar_i2c_set_addr(dev
, addr
, 1);
237 writel(0, priv
->base
+ RCAR_I2C_ICMSR
);
241 static int rcar_i2c_set_speed(struct udevice
*dev
, uint bus_freq_hz
)
243 struct rcar_i2c_priv
*priv
= dev_get_priv(dev
);
244 u32 scgd
, cdf
, round
, ick
, sum
, scl
;
248 * calculate SCL clock
252 * ick = clkp / (1 + CDF)
253 * SCL = ick / (20 + SCGD * 8 + F[(ticf + tr + intd) * ick])
255 * ick : I2C internal clock < 20 MHz
256 * ticf : I2C SCL falling time
257 * tr : I2C SCL rising time
258 * intd : LSI internal delay
259 * clkp : peripheral_clk
260 * F[] : integer up-valuation
262 rate
= clk_get_rate(&priv
->clk
);
263 cdf
= rate
/ 20000000;
265 dev_err(dev
, "Input clock %lu too high\n", rate
);
268 ick
= rate
/ (cdf
+ 1);
271 * it is impossible to calculate large scale
272 * number on u32. separate it
274 * F[(ticf + tr + intd) * ick] with sum = (ticf + tr + intd)
275 * = F[sum * ick / 1000000000]
276 * = F[(ick / 1000000) * sum / 1000]
278 sum
= 35 + 200 + priv
->intdelay
;
279 round
= (ick
+ 500000) / 1000000 * sum
;
280 round
= (round
+ 500) / 1000;
283 * SCL = ick / (20 + SCGD * 8 + F[(ticf + tr + intd) * ick])
285 * Calculation result (= SCL) should be less than
286 * bus_speed for hardware safety
288 * We could use something along the lines of
289 * div = ick / (bus_speed + 1) + 1;
290 * scgd = (div - 20 - round + 7) / 8;
291 * scl = ick / (20 + (scgd * 8) + round);
292 * (not fully verified) but that would get pretty involved
294 for (scgd
= 0; scgd
< 0x40; scgd
++) {
295 scl
= ick
/ (20 + (scgd
* 8) + round
);
296 if (scl
<= bus_freq_hz
)
299 dev_err(dev
, "it is impossible to calculate best SCL\n");
303 dev_dbg(dev
, "clk %d/%d(%lu), round %u, CDF:0x%x, SCGD: 0x%x\n",
304 scl
, bus_freq_hz
, clk_get_rate(&priv
->clk
), round
, cdf
, scgd
);
306 priv
->icccr
= (scgd
<< RCAR_I2C_ICCCR_SCGD_OFF
) | cdf
;
307 writel(priv
->icccr
, priv
->base
+ RCAR_I2C_ICCCR
);
309 if (priv
->type
== RCAR_I2C_TYPE_GEN3
) {
310 /* Set SCL/SDA delay */
311 writel(RCAR_I2C_ICFBSCR_TCYC17
, priv
->base
+ RCAR_I2C_ICFBSCR
);
317 static int rcar_i2c_probe(struct udevice
*dev
)
319 struct rcar_i2c_priv
*priv
= dev_get_priv(dev
);
322 priv
->base
= dev_read_addr_ptr(dev
);
323 priv
->intdelay
= dev_read_u32_default(dev
,
324 "i2c-scl-internal-delay-ns", 5);
325 priv
->type
= dev_get_driver_data(dev
);
327 ret
= clk_get_by_index(dev
, 0, &priv
->clk
);
331 ret
= clk_enable(&priv
->clk
);
335 /* reset slave mode */
336 writel(0, priv
->base
+ RCAR_I2C_ICSIER
);
337 writel(0, priv
->base
+ RCAR_I2C_ICSAR
);
338 writel(0, priv
->base
+ RCAR_I2C_ICSCR
);
339 writel(0, priv
->base
+ RCAR_I2C_ICSSR
);
341 /* reset master mode */
342 writel(0, priv
->base
+ RCAR_I2C_ICMIER
);
343 writel(0, priv
->base
+ RCAR_I2C_ICMCR
);
344 writel(0, priv
->base
+ RCAR_I2C_ICMSR
);
345 writel(0, priv
->base
+ RCAR_I2C_ICMAR
);
347 ret
= rcar_i2c_set_speed(dev
, 100000);
349 clk_disable(&priv
->clk
);
354 static const struct dm_i2c_ops rcar_i2c_ops
= {
355 .xfer
= rcar_i2c_xfer
,
356 .probe_chip
= rcar_i2c_probe_chip
,
357 .set_bus_speed
= rcar_i2c_set_speed
,
360 static const struct udevice_id rcar_i2c_ids
[] = {
361 { .compatible
= "renesas,rcar-gen2-i2c", .data
= RCAR_I2C_TYPE_GEN2
},
362 { .compatible
= "renesas,rcar-gen3-i2c", .data
= RCAR_I2C_TYPE_GEN3
},
366 U_BOOT_DRIVER(i2c_rcar
) = {
369 .of_match
= rcar_i2c_ids
,
370 .probe
= rcar_i2c_probe
,
371 .priv_auto_alloc_size
= sizeof(struct rcar_i2c_priv
),
372 .ops
= &rcar_i2c_ops
,