1 /* SPDX-License-Identifier: GPL-2.0 */
3 * Definitions for Marvell PPv2 network controller for Armada 375 SoC.
5 * Copyright (C) 2014 Marvell
7 * Marcin Wojtas <mw@semihalf.com>
12 #include <linux/interrupt.h>
13 #include <linux/kernel.h>
14 #include <linux/netdevice.h>
15 #include <linux/phy.h>
16 #include <linux/phylink.h>
19 #define MVPP2_RX_DATA_FIFO_SIZE_REG(port) (0x00 + 4 * (port))
20 #define MVPP2_RX_ATTR_FIFO_SIZE_REG(port) (0x20 + 4 * (port))
21 #define MVPP2_RX_MIN_PKT_SIZE_REG 0x60
22 #define MVPP2_RX_FIFO_INIT_REG 0x64
23 #define MVPP22_TX_FIFO_THRESH_REG(port) (0x8840 + 4 * (port))
24 #define MVPP22_TX_FIFO_SIZE_REG(port) (0x8860 + 4 * (port))
26 /* RX DMA Top Registers */
27 #define MVPP2_RX_CTRL_REG(port) (0x140 + 4 * (port))
28 #define MVPP2_RX_LOW_LATENCY_PKT_SIZE(s) (((s) & 0xfff) << 16)
29 #define MVPP2_RX_USE_PSEUDO_FOR_CSUM_MASK BIT(31)
30 #define MVPP2_POOL_BUF_SIZE_REG(pool) (0x180 + 4 * (pool))
31 #define MVPP2_POOL_BUF_SIZE_OFFSET 5
32 #define MVPP2_RXQ_CONFIG_REG(rxq) (0x800 + 4 * (rxq))
33 #define MVPP2_SNOOP_PKT_SIZE_MASK 0x1ff
34 #define MVPP2_SNOOP_BUF_HDR_MASK BIT(9)
35 #define MVPP2_RXQ_POOL_SHORT_OFFS 20
36 #define MVPP21_RXQ_POOL_SHORT_MASK 0x700000
37 #define MVPP22_RXQ_POOL_SHORT_MASK 0xf00000
38 #define MVPP2_RXQ_POOL_LONG_OFFS 24
39 #define MVPP21_RXQ_POOL_LONG_MASK 0x7000000
40 #define MVPP22_RXQ_POOL_LONG_MASK 0xf000000
41 #define MVPP2_RXQ_PACKET_OFFSET_OFFS 28
42 #define MVPP2_RXQ_PACKET_OFFSET_MASK 0x70000000
43 #define MVPP2_RXQ_DISABLE_MASK BIT(31)
46 #define MVPP2_MH_REG(port) (0x5040 + 4 * (port))
47 #define MVPP2_DSA_EXTENDED BIT(5)
49 /* Parser Registers */
50 #define MVPP2_PRS_INIT_LOOKUP_REG 0x1000
51 #define MVPP2_PRS_PORT_LU_MAX 0xf
52 #define MVPP2_PRS_PORT_LU_MASK(port) (0xff << ((port) * 4))
53 #define MVPP2_PRS_PORT_LU_VAL(port, val) ((val) << ((port) * 4))
54 #define MVPP2_PRS_INIT_OFFS_REG(port) (0x1004 + ((port) & 4))
55 #define MVPP2_PRS_INIT_OFF_MASK(port) (0x3f << (((port) % 4) * 8))
56 #define MVPP2_PRS_INIT_OFF_VAL(port, val) ((val) << (((port) % 4) * 8))
57 #define MVPP2_PRS_MAX_LOOP_REG(port) (0x100c + ((port) & 4))
58 #define MVPP2_PRS_MAX_LOOP_MASK(port) (0xff << (((port) % 4) * 8))
59 #define MVPP2_PRS_MAX_LOOP_VAL(port, val) ((val) << (((port) % 4) * 8))
60 #define MVPP2_PRS_TCAM_IDX_REG 0x1100
61 #define MVPP2_PRS_TCAM_DATA_REG(idx) (0x1104 + (idx) * 4)
62 #define MVPP2_PRS_TCAM_INV_MASK BIT(31)
63 #define MVPP2_PRS_SRAM_IDX_REG 0x1200
64 #define MVPP2_PRS_SRAM_DATA_REG(idx) (0x1204 + (idx) * 4)
65 #define MVPP2_PRS_TCAM_CTRL_REG 0x1230
66 #define MVPP2_PRS_TCAM_EN_MASK BIT(0)
69 #define MVPP22_RSS_INDEX 0x1500
70 #define MVPP22_RSS_INDEX_TABLE_ENTRY(idx) (idx)
71 #define MVPP22_RSS_INDEX_TABLE(idx) ((idx) << 8)
72 #define MVPP22_RSS_INDEX_QUEUE(idx) ((idx) << 16)
73 #define MVPP22_RXQ2RSS_TABLE 0x1504
74 #define MVPP22_RSS_TABLE_POINTER(p) (p)
75 #define MVPP22_RSS_TABLE_ENTRY 0x1508
76 #define MVPP22_RSS_WIDTH 0x150c
78 /* Classifier Registers */
79 #define MVPP2_CLS_MODE_REG 0x1800
80 #define MVPP2_CLS_MODE_ACTIVE_MASK BIT(0)
81 #define MVPP2_CLS_PORT_WAY_REG 0x1810
82 #define MVPP2_CLS_PORT_WAY_MASK(port) (1 << (port))
83 #define MVPP2_CLS_LKP_INDEX_REG 0x1814
84 #define MVPP2_CLS_LKP_INDEX_WAY_OFFS 6
85 #define MVPP2_CLS_LKP_TBL_REG 0x1818
86 #define MVPP2_CLS_LKP_TBL_RXQ_MASK 0xff
87 #define MVPP2_CLS_LKP_FLOW_PTR(flow) ((flow) << 16)
88 #define MVPP2_CLS_LKP_TBL_LOOKUP_EN_MASK BIT(25)
89 #define MVPP2_CLS_FLOW_INDEX_REG 0x1820
90 #define MVPP2_CLS_FLOW_TBL0_REG 0x1824
91 #define MVPP2_CLS_FLOW_TBL0_LAST BIT(0)
92 #define MVPP2_CLS_FLOW_TBL0_ENG_MASK 0x7
93 #define MVPP2_CLS_FLOW_TBL0_OFFS 1
94 #define MVPP2_CLS_FLOW_TBL0_ENG(x) ((x) << 1)
95 #define MVPP2_CLS_FLOW_TBL0_PORT_ID_MASK 0xff
96 #define MVPP2_CLS_FLOW_TBL0_PORT_ID(port) ((port) << 4)
97 #define MVPP2_CLS_FLOW_TBL0_PORT_ID_SEL BIT(23)
98 #define MVPP2_CLS_FLOW_TBL1_REG 0x1828
99 #define MVPP2_CLS_FLOW_TBL1_N_FIELDS_MASK 0x7
100 #define MVPP2_CLS_FLOW_TBL1_N_FIELDS(x) (x)
101 #define MVPP2_CLS_FLOW_TBL1_PRIO_MASK 0x3f
102 #define MVPP2_CLS_FLOW_TBL1_PRIO(x) ((x) << 9)
103 #define MVPP2_CLS_FLOW_TBL1_SEQ_MASK 0x7
104 #define MVPP2_CLS_FLOW_TBL1_SEQ(x) ((x) << 15)
105 #define MVPP2_CLS_FLOW_TBL2_REG 0x182c
106 #define MVPP2_CLS_FLOW_TBL2_FLD_MASK 0x3f
107 #define MVPP2_CLS_FLOW_TBL2_FLD_OFFS(n) ((n) * 6)
108 #define MVPP2_CLS_FLOW_TBL2_FLD(n, x) ((x) << ((n) * 6))
109 #define MVPP2_CLS_OVERSIZE_RXQ_LOW_REG(port) (0x1980 + ((port) * 4))
110 #define MVPP2_CLS_OVERSIZE_RXQ_LOW_BITS 3
111 #define MVPP2_CLS_OVERSIZE_RXQ_LOW_MASK 0x7
112 #define MVPP2_CLS_SWFWD_P2HQ_REG(port) (0x19b0 + ((port) * 4))
113 #define MVPP2_CLS_SWFWD_PCTRL_REG 0x19d0
114 #define MVPP2_CLS_SWFWD_PCTRL_MASK(port) (1 << (port))
116 /* Classifier C2 engine Registers */
117 #define MVPP22_CLS_C2_TCAM_IDX 0x1b00
118 #define MVPP22_CLS_C2_TCAM_DATA0 0x1b10
119 #define MVPP22_CLS_C2_TCAM_DATA1 0x1b14
120 #define MVPP22_CLS_C2_TCAM_DATA2 0x1b18
121 #define MVPP22_CLS_C2_TCAM_DATA3 0x1b1c
122 #define MVPP22_CLS_C2_TCAM_DATA4 0x1b20
123 #define MVPP22_CLS_C2_PORT_ID(port) ((port) << 8)
124 #define MVPP22_CLS_C2_ACT 0x1b60
125 #define MVPP22_CLS_C2_ACT_RSS_EN(act) (((act) & 0x3) << 19)
126 #define MVPP22_CLS_C2_ACT_FWD(act) (((act) & 0x7) << 13)
127 #define MVPP22_CLS_C2_ACT_QHIGH(act) (((act) & 0x3) << 11)
128 #define MVPP22_CLS_C2_ACT_QLOW(act) (((act) & 0x3) << 9)
129 #define MVPP22_CLS_C2_ATTR0 0x1b64
130 #define MVPP22_CLS_C2_ATTR0_QHIGH(qh) (((qh) & 0x1f) << 24)
131 #define MVPP22_CLS_C2_ATTR0_QHIGH_MASK 0x1f
132 #define MVPP22_CLS_C2_ATTR0_QLOW(ql) (((ql) & 0x7) << 21)
133 #define MVPP22_CLS_C2_ATTR0_QLOW_MASK 0x7
134 #define MVPP22_CLS_C2_ATTR1 0x1b68
135 #define MVPP22_CLS_C2_ATTR2 0x1b6c
136 #define MVPP22_CLS_C2_ATTR2_RSS_EN BIT(30)
137 #define MVPP22_CLS_C2_ATTR3 0x1b70
139 /* Descriptor Manager Top Registers */
140 #define MVPP2_RXQ_NUM_REG 0x2040
141 #define MVPP2_RXQ_DESC_ADDR_REG 0x2044
142 #define MVPP22_DESC_ADDR_OFFS 8
143 #define MVPP2_RXQ_DESC_SIZE_REG 0x2048
144 #define MVPP2_RXQ_DESC_SIZE_MASK 0x3ff0
145 #define MVPP2_RXQ_STATUS_UPDATE_REG(rxq) (0x3000 + 4 * (rxq))
146 #define MVPP2_RXQ_NUM_PROCESSED_OFFSET 0
147 #define MVPP2_RXQ_NUM_NEW_OFFSET 16
148 #define MVPP2_RXQ_STATUS_REG(rxq) (0x3400 + 4 * (rxq))
149 #define MVPP2_RXQ_OCCUPIED_MASK 0x3fff
150 #define MVPP2_RXQ_NON_OCCUPIED_OFFSET 16
151 #define MVPP2_RXQ_NON_OCCUPIED_MASK 0x3fff0000
152 #define MVPP2_RXQ_THRESH_REG 0x204c
153 #define MVPP2_OCCUPIED_THRESH_OFFSET 0
154 #define MVPP2_OCCUPIED_THRESH_MASK 0x3fff
155 #define MVPP2_RXQ_INDEX_REG 0x2050
156 #define MVPP2_TXQ_NUM_REG 0x2080
157 #define MVPP2_TXQ_DESC_ADDR_REG 0x2084
158 #define MVPP2_TXQ_DESC_SIZE_REG 0x2088
159 #define MVPP2_TXQ_DESC_SIZE_MASK 0x3ff0
160 #define MVPP2_TXQ_THRESH_REG 0x2094
161 #define MVPP2_TXQ_THRESH_OFFSET 16
162 #define MVPP2_TXQ_THRESH_MASK 0x3fff
163 #define MVPP2_AGGR_TXQ_UPDATE_REG 0x2090
164 #define MVPP2_TXQ_INDEX_REG 0x2098
165 #define MVPP2_TXQ_PREF_BUF_REG 0x209c
166 #define MVPP2_PREF_BUF_PTR(desc) ((desc) & 0xfff)
167 #define MVPP2_PREF_BUF_SIZE_4 (BIT(12) | BIT(13))
168 #define MVPP2_PREF_BUF_SIZE_16 (BIT(12) | BIT(14))
169 #define MVPP2_PREF_BUF_THRESH(val) ((val) << 17)
170 #define MVPP2_TXQ_DRAIN_EN_MASK BIT(31)
171 #define MVPP2_TXQ_PENDING_REG 0x20a0
172 #define MVPP2_TXQ_PENDING_MASK 0x3fff
173 #define MVPP2_TXQ_INT_STATUS_REG 0x20a4
174 #define MVPP2_TXQ_SENT_REG(txq) (0x3c00 + 4 * (txq))
175 #define MVPP2_TRANSMITTED_COUNT_OFFSET 16
176 #define MVPP2_TRANSMITTED_COUNT_MASK 0x3fff0000
177 #define MVPP2_TXQ_RSVD_REQ_REG 0x20b0
178 #define MVPP2_TXQ_RSVD_REQ_Q_OFFSET 16
179 #define MVPP2_TXQ_RSVD_RSLT_REG 0x20b4
180 #define MVPP2_TXQ_RSVD_RSLT_MASK 0x3fff
181 #define MVPP2_TXQ_RSVD_CLR_REG 0x20b8
182 #define MVPP2_TXQ_RSVD_CLR_OFFSET 16
183 #define MVPP2_AGGR_TXQ_DESC_ADDR_REG(cpu) (0x2100 + 4 * (cpu))
184 #define MVPP22_AGGR_TXQ_DESC_ADDR_OFFS 8
185 #define MVPP2_AGGR_TXQ_DESC_SIZE_REG(cpu) (0x2140 + 4 * (cpu))
186 #define MVPP2_AGGR_TXQ_DESC_SIZE_MASK 0x3ff0
187 #define MVPP2_AGGR_TXQ_STATUS_REG(cpu) (0x2180 + 4 * (cpu))
188 #define MVPP2_AGGR_TXQ_PENDING_MASK 0x3fff
189 #define MVPP2_AGGR_TXQ_INDEX_REG(cpu) (0x21c0 + 4 * (cpu))
191 /* MBUS bridge registers */
192 #define MVPP2_WIN_BASE(w) (0x4000 + ((w) << 2))
193 #define MVPP2_WIN_SIZE(w) (0x4020 + ((w) << 2))
194 #define MVPP2_WIN_REMAP(w) (0x4040 + ((w) << 2))
195 #define MVPP2_BASE_ADDR_ENABLE 0x4060
197 /* AXI Bridge Registers */
198 #define MVPP22_AXI_BM_WR_ATTR_REG 0x4100
199 #define MVPP22_AXI_BM_RD_ATTR_REG 0x4104
200 #define MVPP22_AXI_AGGRQ_DESCR_RD_ATTR_REG 0x4110
201 #define MVPP22_AXI_TXQ_DESCR_WR_ATTR_REG 0x4114
202 #define MVPP22_AXI_TXQ_DESCR_RD_ATTR_REG 0x4118
203 #define MVPP22_AXI_RXQ_DESCR_WR_ATTR_REG 0x411c
204 #define MVPP22_AXI_RX_DATA_WR_ATTR_REG 0x4120
205 #define MVPP22_AXI_TX_DATA_RD_ATTR_REG 0x4130
206 #define MVPP22_AXI_RD_NORMAL_CODE_REG 0x4150
207 #define MVPP22_AXI_RD_SNOOP_CODE_REG 0x4154
208 #define MVPP22_AXI_WR_NORMAL_CODE_REG 0x4160
209 #define MVPP22_AXI_WR_SNOOP_CODE_REG 0x4164
211 /* Values for AXI Bridge registers */
212 #define MVPP22_AXI_ATTR_CACHE_OFFS 0
213 #define MVPP22_AXI_ATTR_DOMAIN_OFFS 12
215 #define MVPP22_AXI_CODE_CACHE_OFFS 0
216 #define MVPP22_AXI_CODE_DOMAIN_OFFS 4
218 #define MVPP22_AXI_CODE_CACHE_NON_CACHE 0x3
219 #define MVPP22_AXI_CODE_CACHE_WR_CACHE 0x7
220 #define MVPP22_AXI_CODE_CACHE_RD_CACHE 0xb
222 #define MVPP22_AXI_CODE_DOMAIN_OUTER_DOM 2
223 #define MVPP22_AXI_CODE_DOMAIN_SYSTEM 3
225 /* Interrupt Cause and Mask registers */
226 #define MVPP2_ISR_TX_THRESHOLD_REG(port) (0x5140 + 4 * (port))
227 #define MVPP2_MAX_ISR_TX_THRESHOLD 0xfffff0
229 #define MVPP2_ISR_RX_THRESHOLD_REG(rxq) (0x5200 + 4 * (rxq))
230 #define MVPP2_MAX_ISR_RX_THRESHOLD 0xfffff0
231 #define MVPP21_ISR_RXQ_GROUP_REG(port) (0x5400 + 4 * (port))
233 #define MVPP22_ISR_RXQ_GROUP_INDEX_REG 0x5400
234 #define MVPP22_ISR_RXQ_GROUP_INDEX_SUBGROUP_MASK 0xf
235 #define MVPP22_ISR_RXQ_GROUP_INDEX_GROUP_MASK 0x380
236 #define MVPP22_ISR_RXQ_GROUP_INDEX_GROUP_OFFSET 7
238 #define MVPP22_ISR_RXQ_GROUP_INDEX_SUBGROUP_MASK 0xf
239 #define MVPP22_ISR_RXQ_GROUP_INDEX_GROUP_MASK 0x380
241 #define MVPP22_ISR_RXQ_SUB_GROUP_CONFIG_REG 0x5404
242 #define MVPP22_ISR_RXQ_SUB_GROUP_STARTQ_MASK 0x1f
243 #define MVPP22_ISR_RXQ_SUB_GROUP_SIZE_MASK 0xf00
244 #define MVPP22_ISR_RXQ_SUB_GROUP_SIZE_OFFSET 8
246 #define MVPP2_ISR_ENABLE_REG(port) (0x5420 + 4 * (port))
247 #define MVPP2_ISR_ENABLE_INTERRUPT(mask) ((mask) & 0xffff)
248 #define MVPP2_ISR_DISABLE_INTERRUPT(mask) (((mask) << 16) & 0xffff0000)
249 #define MVPP2_ISR_RX_TX_CAUSE_REG(port) (0x5480 + 4 * (port))
250 #define MVPP2_CAUSE_RXQ_OCCUP_DESC_ALL_MASK 0xffff
251 #define MVPP2_CAUSE_TXQ_OCCUP_DESC_ALL_MASK 0xff0000
252 #define MVPP2_CAUSE_TXQ_OCCUP_DESC_ALL_OFFSET 16
253 #define MVPP2_CAUSE_RX_FIFO_OVERRUN_MASK BIT(24)
254 #define MVPP2_CAUSE_FCS_ERR_MASK BIT(25)
255 #define MVPP2_CAUSE_TX_FIFO_UNDERRUN_MASK BIT(26)
256 #define MVPP2_CAUSE_TX_EXCEPTION_SUM_MASK BIT(29)
257 #define MVPP2_CAUSE_RX_EXCEPTION_SUM_MASK BIT(30)
258 #define MVPP2_CAUSE_MISC_SUM_MASK BIT(31)
259 #define MVPP2_ISR_RX_TX_MASK_REG(port) (0x54a0 + 4 * (port))
260 #define MVPP2_ISR_PON_RX_TX_MASK_REG 0x54bc
261 #define MVPP2_PON_CAUSE_RXQ_OCCUP_DESC_ALL_MASK 0xffff
262 #define MVPP2_PON_CAUSE_TXP_OCCUP_DESC_ALL_MASK 0x3fc00000
263 #define MVPP2_PON_CAUSE_MISC_SUM_MASK BIT(31)
264 #define MVPP2_ISR_MISC_CAUSE_REG 0x55b0
266 /* Buffer Manager registers */
267 #define MVPP2_BM_POOL_BASE_REG(pool) (0x6000 + ((pool) * 4))
268 #define MVPP2_BM_POOL_BASE_ADDR_MASK 0xfffff80
269 #define MVPP2_BM_POOL_SIZE_REG(pool) (0x6040 + ((pool) * 4))
270 #define MVPP2_BM_POOL_SIZE_MASK 0xfff0
271 #define MVPP2_BM_POOL_READ_PTR_REG(pool) (0x6080 + ((pool) * 4))
272 #define MVPP2_BM_POOL_GET_READ_PTR_MASK 0xfff0
273 #define MVPP2_BM_POOL_PTRS_NUM_REG(pool) (0x60c0 + ((pool) * 4))
274 #define MVPP2_BM_POOL_PTRS_NUM_MASK 0xfff0
275 #define MVPP2_BM_BPPI_READ_PTR_REG(pool) (0x6100 + ((pool) * 4))
276 #define MVPP2_BM_BPPI_PTRS_NUM_REG(pool) (0x6140 + ((pool) * 4))
277 #define MVPP2_BM_BPPI_PTR_NUM_MASK 0x7ff
278 #define MVPP22_BM_POOL_PTRS_NUM_MASK 0xfff8
279 #define MVPP2_BM_BPPI_PREFETCH_FULL_MASK BIT(16)
280 #define MVPP2_BM_POOL_CTRL_REG(pool) (0x6200 + ((pool) * 4))
281 #define MVPP2_BM_START_MASK BIT(0)
282 #define MVPP2_BM_STOP_MASK BIT(1)
283 #define MVPP2_BM_STATE_MASK BIT(4)
284 #define MVPP2_BM_LOW_THRESH_OFFS 8
285 #define MVPP2_BM_LOW_THRESH_MASK 0x7f00
286 #define MVPP2_BM_LOW_THRESH_VALUE(val) ((val) << \
287 MVPP2_BM_LOW_THRESH_OFFS)
288 #define MVPP2_BM_HIGH_THRESH_OFFS 16
289 #define MVPP2_BM_HIGH_THRESH_MASK 0x7f0000
290 #define MVPP2_BM_HIGH_THRESH_VALUE(val) ((val) << \
291 MVPP2_BM_HIGH_THRESH_OFFS)
292 #define MVPP2_BM_INTR_CAUSE_REG(pool) (0x6240 + ((pool) * 4))
293 #define MVPP2_BM_RELEASED_DELAY_MASK BIT(0)
294 #define MVPP2_BM_ALLOC_FAILED_MASK BIT(1)
295 #define MVPP2_BM_BPPE_EMPTY_MASK BIT(2)
296 #define MVPP2_BM_BPPE_FULL_MASK BIT(3)
297 #define MVPP2_BM_AVAILABLE_BP_LOW_MASK BIT(4)
298 #define MVPP2_BM_INTR_MASK_REG(pool) (0x6280 + ((pool) * 4))
299 #define MVPP2_BM_PHY_ALLOC_REG(pool) (0x6400 + ((pool) * 4))
300 #define MVPP2_BM_PHY_ALLOC_GRNTD_MASK BIT(0)
301 #define MVPP2_BM_VIRT_ALLOC_REG 0x6440
302 #define MVPP22_BM_ADDR_HIGH_ALLOC 0x6444
303 #define MVPP22_BM_ADDR_HIGH_PHYS_MASK 0xff
304 #define MVPP22_BM_ADDR_HIGH_VIRT_MASK 0xff00
305 #define MVPP22_BM_ADDR_HIGH_VIRT_SHIFT 8
306 #define MVPP2_BM_PHY_RLS_REG(pool) (0x6480 + ((pool) * 4))
307 #define MVPP2_BM_PHY_RLS_MC_BUFF_MASK BIT(0)
308 #define MVPP2_BM_PHY_RLS_PRIO_EN_MASK BIT(1)
309 #define MVPP2_BM_PHY_RLS_GRNTD_MASK BIT(2)
310 #define MVPP2_BM_VIRT_RLS_REG 0x64c0
311 #define MVPP22_BM_ADDR_HIGH_RLS_REG 0x64c4
312 #define MVPP22_BM_ADDR_HIGH_PHYS_RLS_MASK 0xff
313 #define MVPP22_BM_ADDR_HIGH_VIRT_RLS_MASK 0xff00
314 #define MVPP22_BM_ADDR_HIGH_VIRT_RLS_SHIFT 8
316 /* TX Scheduler registers */
317 #define MVPP2_TXP_SCHED_PORT_INDEX_REG 0x8000
318 #define MVPP2_TXP_SCHED_Q_CMD_REG 0x8004
319 #define MVPP2_TXP_SCHED_ENQ_MASK 0xff
320 #define MVPP2_TXP_SCHED_DISQ_OFFSET 8
321 #define MVPP2_TXP_SCHED_CMD_1_REG 0x8010
322 #define MVPP2_TXP_SCHED_PERIOD_REG 0x8018
323 #define MVPP2_TXP_SCHED_MTU_REG 0x801c
324 #define MVPP2_TXP_MTU_MAX 0x7FFFF
325 #define MVPP2_TXP_SCHED_REFILL_REG 0x8020
326 #define MVPP2_TXP_REFILL_TOKENS_ALL_MASK 0x7ffff
327 #define MVPP2_TXP_REFILL_PERIOD_ALL_MASK 0x3ff00000
328 #define MVPP2_TXP_REFILL_PERIOD_MASK(v) ((v) << 20)
329 #define MVPP2_TXP_SCHED_TOKEN_SIZE_REG 0x8024
330 #define MVPP2_TXP_TOKEN_SIZE_MAX 0xffffffff
331 #define MVPP2_TXQ_SCHED_REFILL_REG(q) (0x8040 + ((q) << 2))
332 #define MVPP2_TXQ_REFILL_TOKENS_ALL_MASK 0x7ffff
333 #define MVPP2_TXQ_REFILL_PERIOD_ALL_MASK 0x3ff00000
334 #define MVPP2_TXQ_REFILL_PERIOD_MASK(v) ((v) << 20)
335 #define MVPP2_TXQ_SCHED_TOKEN_SIZE_REG(q) (0x8060 + ((q) << 2))
336 #define MVPP2_TXQ_TOKEN_SIZE_MAX 0x7fffffff
337 #define MVPP2_TXQ_SCHED_TOKEN_CNTR_REG(q) (0x8080 + ((q) << 2))
338 #define MVPP2_TXQ_TOKEN_CNTR_MAX 0xffffffff
340 /* TX general registers */
341 #define MVPP2_TX_SNOOP_REG 0x8800
342 #define MVPP2_TX_PORT_FLUSH_REG 0x8810
343 #define MVPP2_TX_PORT_FLUSH_MASK(port) (1 << (port))
346 #define MVPP2_SRC_ADDR_MIDDLE 0x24
347 #define MVPP2_SRC_ADDR_HIGH 0x28
348 #define MVPP2_PHY_AN_CFG0_REG 0x34
349 #define MVPP2_PHY_AN_STOP_SMI0_MASK BIT(7)
350 #define MVPP2_MNG_EXTENDED_GLOBAL_CTRL_REG 0x305c
351 #define MVPP2_EXT_GLOBAL_CTRL_DEFAULT 0x27
353 /* Per-port registers */
354 #define MVPP2_GMAC_CTRL_0_REG 0x0
355 #define MVPP2_GMAC_PORT_EN_MASK BIT(0)
356 #define MVPP2_GMAC_PORT_TYPE_MASK BIT(1)
357 #define MVPP2_GMAC_MAX_RX_SIZE_OFFS 2
358 #define MVPP2_GMAC_MAX_RX_SIZE_MASK 0x7ffc
359 #define MVPP2_GMAC_MIB_CNTR_EN_MASK BIT(15)
360 #define MVPP2_GMAC_CTRL_1_REG 0x4
361 #define MVPP2_GMAC_PERIODIC_XON_EN_MASK BIT(1)
362 #define MVPP2_GMAC_GMII_LB_EN_MASK BIT(5)
363 #define MVPP2_GMAC_PCS_LB_EN_BIT 6
364 #define MVPP2_GMAC_PCS_LB_EN_MASK BIT(6)
365 #define MVPP2_GMAC_SA_LOW_OFFS 7
366 #define MVPP2_GMAC_CTRL_2_REG 0x8
367 #define MVPP2_GMAC_INBAND_AN_MASK BIT(0)
368 #define MVPP2_GMAC_FLOW_CTRL_MASK GENMASK(2, 1)
369 #define MVPP2_GMAC_PCS_ENABLE_MASK BIT(3)
370 #define MVPP2_GMAC_INTERNAL_CLK_MASK BIT(4)
371 #define MVPP2_GMAC_DISABLE_PADDING BIT(5)
372 #define MVPP2_GMAC_PORT_RESET_MASK BIT(6)
373 #define MVPP2_GMAC_AUTONEG_CONFIG 0xc
374 #define MVPP2_GMAC_FORCE_LINK_DOWN BIT(0)
375 #define MVPP2_GMAC_FORCE_LINK_PASS BIT(1)
376 #define MVPP2_GMAC_IN_BAND_AUTONEG BIT(2)
377 #define MVPP2_GMAC_IN_BAND_AUTONEG_BYPASS BIT(3)
378 #define MVPP2_GMAC_IN_BAND_RESTART_AN BIT(4)
379 #define MVPP2_GMAC_CONFIG_MII_SPEED BIT(5)
380 #define MVPP2_GMAC_CONFIG_GMII_SPEED BIT(6)
381 #define MVPP2_GMAC_AN_SPEED_EN BIT(7)
382 #define MVPP2_GMAC_FC_ADV_EN BIT(9)
383 #define MVPP2_GMAC_FC_ADV_ASM_EN BIT(10)
384 #define MVPP2_GMAC_FLOW_CTRL_AUTONEG BIT(11)
385 #define MVPP2_GMAC_CONFIG_FULL_DUPLEX BIT(12)
386 #define MVPP2_GMAC_AN_DUPLEX_EN BIT(13)
387 #define MVPP2_GMAC_STATUS0 0x10
388 #define MVPP2_GMAC_STATUS0_LINK_UP BIT(0)
389 #define MVPP2_GMAC_STATUS0_GMII_SPEED BIT(1)
390 #define MVPP2_GMAC_STATUS0_MII_SPEED BIT(2)
391 #define MVPP2_GMAC_STATUS0_FULL_DUPLEX BIT(3)
392 #define MVPP2_GMAC_STATUS0_RX_PAUSE BIT(6)
393 #define MVPP2_GMAC_STATUS0_TX_PAUSE BIT(7)
394 #define MVPP2_GMAC_STATUS0_AN_COMPLETE BIT(11)
395 #define MVPP2_GMAC_PORT_FIFO_CFG_1_REG 0x1c
396 #define MVPP2_GMAC_TX_FIFO_MIN_TH_OFFS 6
397 #define MVPP2_GMAC_TX_FIFO_MIN_TH_ALL_MASK 0x1fc0
398 #define MVPP2_GMAC_TX_FIFO_MIN_TH_MASK(v) (((v) << 6) & \
399 MVPP2_GMAC_TX_FIFO_MIN_TH_ALL_MASK)
400 #define MVPP22_GMAC_INT_STAT 0x20
401 #define MVPP22_GMAC_INT_STAT_LINK BIT(1)
402 #define MVPP22_GMAC_INT_MASK 0x24
403 #define MVPP22_GMAC_INT_MASK_LINK_STAT BIT(1)
404 #define MVPP22_GMAC_CTRL_4_REG 0x90
405 #define MVPP22_CTRL4_EXT_PIN_GMII_SEL BIT(0)
406 #define MVPP22_CTRL4_RX_FC_EN BIT(3)
407 #define MVPP22_CTRL4_TX_FC_EN BIT(4)
408 #define MVPP22_CTRL4_DP_CLK_SEL BIT(5)
409 #define MVPP22_CTRL4_SYNC_BYPASS_DIS BIT(6)
410 #define MVPP22_CTRL4_QSGMII_BYPASS_ACTIVE BIT(7)
411 #define MVPP22_GMAC_INT_SUM_MASK 0xa4
412 #define MVPP22_GMAC_INT_SUM_MASK_LINK_STAT BIT(1)
414 /* Per-port XGMAC registers. PPv2.2 only, only for GOP port 0,
415 * relative to port->base.
417 #define MVPP22_XLG_CTRL0_REG 0x100
418 #define MVPP22_XLG_CTRL0_PORT_EN BIT(0)
419 #define MVPP22_XLG_CTRL0_MAC_RESET_DIS BIT(1)
420 #define MVPP22_XLG_CTRL0_RX_FLOW_CTRL_EN BIT(7)
421 #define MVPP22_XLG_CTRL0_TX_FLOW_CTRL_EN BIT(8)
422 #define MVPP22_XLG_CTRL0_MIB_CNT_DIS BIT(14)
423 #define MVPP22_XLG_CTRL1_REG 0x104
424 #define MVPP22_XLG_CTRL1_FRAMESIZELIMIT_OFFS 0
425 #define MVPP22_XLG_CTRL1_FRAMESIZELIMIT_MASK 0x1fff
426 #define MVPP22_XLG_STATUS 0x10c
427 #define MVPP22_XLG_STATUS_LINK_UP BIT(0)
428 #define MVPP22_XLG_INT_STAT 0x114
429 #define MVPP22_XLG_INT_STAT_LINK BIT(1)
430 #define MVPP22_XLG_INT_MASK 0x118
431 #define MVPP22_XLG_INT_MASK_LINK BIT(1)
432 #define MVPP22_XLG_CTRL3_REG 0x11c
433 #define MVPP22_XLG_CTRL3_MACMODESELECT_MASK (7 << 13)
434 #define MVPP22_XLG_CTRL3_MACMODESELECT_GMAC (0 << 13)
435 #define MVPP22_XLG_CTRL3_MACMODESELECT_10G (1 << 13)
436 #define MVPP22_XLG_EXT_INT_MASK 0x15c
437 #define MVPP22_XLG_EXT_INT_MASK_XLG BIT(1)
438 #define MVPP22_XLG_EXT_INT_MASK_GIG BIT(2)
439 #define MVPP22_XLG_CTRL4_REG 0x184
440 #define MVPP22_XLG_CTRL4_FWD_FC BIT(5)
441 #define MVPP22_XLG_CTRL4_FWD_PFC BIT(6)
442 #define MVPP22_XLG_CTRL4_MACMODSELECT_GMAC BIT(12)
443 #define MVPP22_XLG_CTRL4_EN_IDLE_CHECK BIT(14)
445 /* SMI registers. PPv2.2 only, relative to priv->iface_base. */
446 #define MVPP22_SMI_MISC_CFG_REG 0x1204
447 #define MVPP22_SMI_POLLING_EN BIT(10)
449 #define MVPP22_GMAC_BASE(port) (0x7000 + (port) * 0x1000 + 0xe00)
451 #define MVPP2_CAUSE_TXQ_SENT_DESC_ALL_MASK 0xff
453 /* Descriptor ring Macros */
454 #define MVPP2_QUEUE_NEXT_DESC(q, index) \
455 (((index) < (q)->last_desc) ? ((index) + 1) : 0)
457 /* XPCS registers. PPv2.2 only */
458 #define MVPP22_MPCS_BASE(port) (0x7000 + (port) * 0x1000)
459 #define MVPP22_MPCS_CTRL 0x14
460 #define MVPP22_MPCS_CTRL_FWD_ERR_CONN BIT(10)
461 #define MVPP22_MPCS_CLK_RESET 0x14c
462 #define MAC_CLK_RESET_SD_TX BIT(0)
463 #define MAC_CLK_RESET_SD_RX BIT(1)
464 #define MAC_CLK_RESET_MAC BIT(2)
465 #define MVPP22_MPCS_CLK_RESET_DIV_RATIO(n) ((n) << 4)
466 #define MVPP22_MPCS_CLK_RESET_DIV_SET BIT(11)
468 /* XPCS registers. PPv2.2 only */
469 #define MVPP22_XPCS_BASE(port) (0x7400 + (port) * 0x1000)
470 #define MVPP22_XPCS_CFG0 0x0
471 #define MVPP22_XPCS_CFG0_PCS_MODE(n) ((n) << 3)
472 #define MVPP22_XPCS_CFG0_ACTIVE_LANE(n) ((n) << 5)
474 /* System controller registers. Accessed through a regmap. */
475 #define GENCONF_SOFT_RESET1 0x1108
476 #define GENCONF_SOFT_RESET1_GOP BIT(6)
477 #define GENCONF_PORT_CTRL0 0x1110
478 #define GENCONF_PORT_CTRL0_BUS_WIDTH_SELECT BIT(1)
479 #define GENCONF_PORT_CTRL0_RX_DATA_SAMPLE BIT(29)
480 #define GENCONF_PORT_CTRL0_CLK_DIV_PHASE_CLR BIT(31)
481 #define GENCONF_PORT_CTRL1 0x1114
482 #define GENCONF_PORT_CTRL1_EN(p) BIT(p)
483 #define GENCONF_PORT_CTRL1_RESET(p) (BIT(p) << 28)
484 #define GENCONF_CTRL0 0x1120
485 #define GENCONF_CTRL0_PORT0_RGMII BIT(0)
486 #define GENCONF_CTRL0_PORT1_RGMII_MII BIT(1)
487 #define GENCONF_CTRL0_PORT1_RGMII BIT(2)
489 /* Various constants */
492 #define MVPP2_TXDONE_COAL_PKTS_THRESH 64
493 #define MVPP2_TXDONE_HRTIMER_PERIOD_NS 1000000UL
494 #define MVPP2_TXDONE_COAL_USEC 1000
495 #define MVPP2_RX_COAL_PKTS 32
496 #define MVPP2_RX_COAL_USEC 64
498 /* The two bytes Marvell header. Either contains a special value used
499 * by Marvell switches when a specific hardware mode is enabled (not
500 * supported by this driver) or is filled automatically by zeroes on
501 * the RX side. Those two bytes being at the front of the Ethernet
502 * header, they allow to have the IP header aligned on a 4 bytes
503 * boundary automatically: the hardware skips those two bytes on its
506 #define MVPP2_MH_SIZE 2
507 #define MVPP2_ETH_TYPE_LEN 2
508 #define MVPP2_PPPOE_HDR_SIZE 8
509 #define MVPP2_VLAN_TAG_LEN 4
510 #define MVPP2_VLAN_TAG_EDSA_LEN 8
512 /* Lbtd 802.3 type */
513 #define MVPP2_IP_LBDT_TYPE 0xfffa
515 #define MVPP2_TX_CSUM_MAX_SIZE 9800
517 /* Timeout constants */
518 #define MVPP2_TX_DISABLE_TIMEOUT_MSEC 1000
519 #define MVPP2_TX_PENDING_TIMEOUT_MSEC 1000
521 #define MVPP2_TX_MTU_MAX 0x7ffff
523 /* Maximum number of T-CONTs of PON port */
524 #define MVPP2_MAX_TCONT 16
526 /* Maximum number of supported ports */
527 #define MVPP2_MAX_PORTS 4
529 /* Maximum number of TXQs used by single port */
530 #define MVPP2_MAX_TXQ 8
532 /* MVPP2_MAX_TSO_SEGS is the maximum number of fragments to allow in the GSO
533 * skb. As we need a maxium of two descriptors per fragments (1 header, 1 data),
534 * multiply this value by two to count the maximum number of skb descs needed.
536 #define MVPP2_MAX_TSO_SEGS 300
537 #define MVPP2_MAX_SKB_DESCS (MVPP2_MAX_TSO_SEGS * 2 + MAX_SKB_FRAGS)
539 /* Dfault number of RXQs in use */
540 #define MVPP2_DEFAULT_RXQ 1
542 /* Max number of Rx descriptors */
543 #define MVPP2_MAX_RXD_MAX 1024
544 #define MVPP2_MAX_RXD_DFLT 128
546 /* Max number of Tx descriptors */
547 #define MVPP2_MAX_TXD_MAX 2048
548 #define MVPP2_MAX_TXD_DFLT 1024
550 /* Amount of Tx descriptors that can be reserved at once by CPU */
551 #define MVPP2_CPU_DESC_CHUNK 64
553 /* Max number of Tx descriptors in each aggregated queue */
554 #define MVPP2_AGGR_TXQ_SIZE 256
556 /* Descriptor aligned size */
557 #define MVPP2_DESC_ALIGNED_SIZE 32
559 /* Descriptor alignment mask */
560 #define MVPP2_TX_DESC_ALIGN (MVPP2_DESC_ALIGNED_SIZE - 1)
562 /* RX FIFO constants */
563 #define MVPP2_RX_FIFO_PORT_DATA_SIZE_32KB 0x8000
564 #define MVPP2_RX_FIFO_PORT_DATA_SIZE_8KB 0x2000
565 #define MVPP2_RX_FIFO_PORT_DATA_SIZE_4KB 0x1000
566 #define MVPP2_RX_FIFO_PORT_ATTR_SIZE_32KB 0x200
567 #define MVPP2_RX_FIFO_PORT_ATTR_SIZE_8KB 0x80
568 #define MVPP2_RX_FIFO_PORT_ATTR_SIZE_4KB 0x40
569 #define MVPP2_RX_FIFO_PORT_MIN_PKT 0x80
571 /* TX FIFO constants */
572 #define MVPP22_TX_FIFO_DATA_SIZE_10KB 0xa
573 #define MVPP22_TX_FIFO_DATA_SIZE_3KB 0x3
574 #define MVPP2_TX_FIFO_THRESHOLD_MIN 256
575 #define MVPP2_TX_FIFO_THRESHOLD_10KB \
576 (MVPP22_TX_FIFO_DATA_SIZE_10KB * 1024 - MVPP2_TX_FIFO_THRESHOLD_MIN)
577 #define MVPP2_TX_FIFO_THRESHOLD_3KB \
578 (MVPP22_TX_FIFO_DATA_SIZE_3KB * 1024 - MVPP2_TX_FIFO_THRESHOLD_MIN)
580 /* RX buffer constants */
581 #define MVPP2_SKB_SHINFO_SIZE \
582 SKB_DATA_ALIGN(sizeof(struct skb_shared_info))
584 #define MVPP2_RX_PKT_SIZE(mtu) \
585 ALIGN((mtu) + MVPP2_MH_SIZE + MVPP2_VLAN_TAG_LEN + \
586 ETH_HLEN + ETH_FCS_LEN, cache_line_size())
588 #define MVPP2_RX_BUF_SIZE(pkt_size) ((pkt_size) + NET_SKB_PAD)
589 #define MVPP2_RX_TOTAL_SIZE(buf_size) ((buf_size) + MVPP2_SKB_SHINFO_SIZE)
590 #define MVPP2_RX_MAX_PKT_SIZE(total_size) \
591 ((total_size) - NET_SKB_PAD - MVPP2_SKB_SHINFO_SIZE)
593 #define MVPP2_BIT_TO_BYTE(bit) ((bit) / 8)
594 #define MVPP2_BIT_TO_WORD(bit) ((bit) / 32)
595 #define MVPP2_BIT_IN_WORD(bit) ((bit) % 32)
598 #define MVPP22_RSS_TABLE_ENTRIES 32
600 /* IPv6 max L3 address size */
601 #define MVPP2_MAX_L3_ADDR_SIZE 16
604 #define MVPP2_F_LOOPBACK BIT(0)
606 /* Marvell tag types */
607 enum mvpp2_tag_type
{
608 MVPP2_TAG_TYPE_NONE
= 0,
609 MVPP2_TAG_TYPE_MH
= 1,
610 MVPP2_TAG_TYPE_DSA
= 2,
611 MVPP2_TAG_TYPE_EDSA
= 3,
612 MVPP2_TAG_TYPE_VLAN
= 4,
613 MVPP2_TAG_TYPE_LAST
= 5
617 enum mvpp2_prs_l2_cast
{
618 MVPP2_PRS_L2_UNI_CAST
,
619 MVPP2_PRS_L2_MULTI_CAST
,
623 enum mvpp2_prs_l3_cast
{
624 MVPP2_PRS_L3_UNI_CAST
,
625 MVPP2_PRS_L3_MULTI_CAST
,
626 MVPP2_PRS_L3_BROAD_CAST
630 #define MVPP2_BM_JUMBO_BUF_NUM 512
631 #define MVPP2_BM_LONG_BUF_NUM 1024
632 #define MVPP2_BM_SHORT_BUF_NUM 2048
633 #define MVPP2_BM_POOL_SIZE_MAX (16*1024 - MVPP2_BM_POOL_PTR_ALIGN/4)
634 #define MVPP2_BM_POOL_PTR_ALIGN 128
636 /* BM cookie (32 bits) definition */
637 #define MVPP2_BM_COOKIE_POOL_OFFS 8
638 #define MVPP2_BM_COOKIE_CPU_OFFS 24
640 #define MVPP2_BM_SHORT_FRAME_SIZE 512
641 #define MVPP2_BM_LONG_FRAME_SIZE 2048
642 #define MVPP2_BM_JUMBO_FRAME_SIZE 10240
643 /* BM short pool packet size
644 * These value assure that for SWF the total number
645 * of bytes allocated for each buffer will be 512
647 #define MVPP2_BM_SHORT_PKT_SIZE MVPP2_RX_MAX_PKT_SIZE(MVPP2_BM_SHORT_FRAME_SIZE)
648 #define MVPP2_BM_LONG_PKT_SIZE MVPP2_RX_MAX_PKT_SIZE(MVPP2_BM_LONG_FRAME_SIZE)
649 #define MVPP2_BM_JUMBO_PKT_SIZE MVPP2_RX_MAX_PKT_SIZE(MVPP2_BM_JUMBO_FRAME_SIZE)
651 #define MVPP21_ADDR_SPACE_SZ 0
652 #define MVPP22_ADDR_SPACE_SZ SZ_64K
654 #define MVPP2_MAX_THREADS 8
655 #define MVPP2_MAX_QVECS MVPP2_MAX_THREADS
657 /* GMAC MIB Counters register definitions */
658 #define MVPP21_MIB_COUNTERS_OFFSET 0x1000
659 #define MVPP21_MIB_COUNTERS_PORT_SZ 0x400
660 #define MVPP22_MIB_COUNTERS_OFFSET 0x0
661 #define MVPP22_MIB_COUNTERS_PORT_SZ 0x100
663 #define MVPP2_MIB_GOOD_OCTETS_RCVD 0x0
664 #define MVPP2_MIB_BAD_OCTETS_RCVD 0x8
665 #define MVPP2_MIB_CRC_ERRORS_SENT 0xc
666 #define MVPP2_MIB_UNICAST_FRAMES_RCVD 0x10
667 #define MVPP2_MIB_BROADCAST_FRAMES_RCVD 0x18
668 #define MVPP2_MIB_MULTICAST_FRAMES_RCVD 0x1c
669 #define MVPP2_MIB_FRAMES_64_OCTETS 0x20
670 #define MVPP2_MIB_FRAMES_65_TO_127_OCTETS 0x24
671 #define MVPP2_MIB_FRAMES_128_TO_255_OCTETS 0x28
672 #define MVPP2_MIB_FRAMES_256_TO_511_OCTETS 0x2c
673 #define MVPP2_MIB_FRAMES_512_TO_1023_OCTETS 0x30
674 #define MVPP2_MIB_FRAMES_1024_TO_MAX_OCTETS 0x34
675 #define MVPP2_MIB_GOOD_OCTETS_SENT 0x38
676 #define MVPP2_MIB_UNICAST_FRAMES_SENT 0x40
677 #define MVPP2_MIB_MULTICAST_FRAMES_SENT 0x48
678 #define MVPP2_MIB_BROADCAST_FRAMES_SENT 0x4c
679 #define MVPP2_MIB_FC_SENT 0x54
680 #define MVPP2_MIB_FC_RCVD 0x58
681 #define MVPP2_MIB_RX_FIFO_OVERRUN 0x5c
682 #define MVPP2_MIB_UNDERSIZE_RCVD 0x60
683 #define MVPP2_MIB_FRAGMENTS_RCVD 0x64
684 #define MVPP2_MIB_OVERSIZE_RCVD 0x68
685 #define MVPP2_MIB_JABBER_RCVD 0x6c
686 #define MVPP2_MIB_MAC_RCV_ERROR 0x70
687 #define MVPP2_MIB_BAD_CRC_EVENT 0x74
688 #define MVPP2_MIB_COLLISION 0x78
689 #define MVPP2_MIB_LATE_COLLISION 0x7c
691 #define MVPP2_MIB_COUNTERS_STATS_DELAY (1 * HZ)
693 #define MVPP2_DESC_DMA_MASK DMA_BIT_MASK(40)
697 /* Shared Packet Processor resources */
699 /* Shared registers' base addresses */
700 void __iomem
*lms_base
;
701 void __iomem
*iface_base
;
703 /* On PPv2.2, each "software thread" can access the base
704 * register through a separate address space, each 64 KB apart
705 * from each other. Typically, such address spaces will be
708 void __iomem
*swth_base
[MVPP2_MAX_THREADS
];
710 /* On PPv2.2, some port control registers are located into the system
711 * controller space. These registers are accessible through a regmap.
713 struct regmap
*sysctrl_base
;
719 struct clk
*mg_core_clk
;
722 /* List of pointers to port structures */
724 struct mvpp2_port
*port_list
[MVPP2_MAX_PORTS
];
726 /* Aggregated TXQs */
727 struct mvpp2_tx_queue
*aggr_txqs
;
730 struct mvpp2_bm_pool
*bm_pools
;
732 /* PRS shadow table */
733 struct mvpp2_prs_shadow
*prs_shadow
;
734 /* PRS auxiliary table for double vlan entries control */
735 bool *prs_double_vlans
;
741 enum { MVPP21
, MVPP22
} hw_version
;
743 /* Maximum number of RXQs per port */
744 unsigned int max_port_rxqs
;
746 /* Workqueue to gather hardware statistics */
748 struct workqueue_struct
*stats_queue
;
750 /* Debugfs root entry */
751 struct dentry
*dbgfs_dir
;
754 struct mvpp2_pcpu_stats
{
755 struct u64_stats_sync syncp
;
762 /* Per-CPU port control */
763 struct mvpp2_port_pcpu
{
764 struct hrtimer tx_done_timer
;
765 bool timer_scheduled
;
766 /* Tasklet for egress finalization */
767 struct tasklet_struct tx_done_tasklet
;
770 struct mvpp2_queue_vector
{
772 struct napi_struct napi
;
773 enum { MVPP2_QUEUE_VECTOR_SHARED
, MVPP2_QUEUE_VECTOR_PRIVATE
} type
;
778 u32 pending_cause_rx
;
779 struct mvpp2_port
*port
;
785 /* Index of the port from the "group of ports" complex point
794 /* Firmware node associated to the port */
795 struct fwnode_handle
*fwnode
;
797 /* Is a PHY always connected to the port */
800 /* Per-port registers' base address */
802 void __iomem
*stats_base
;
804 struct mvpp2_rx_queue
**rxqs
;
806 struct mvpp2_tx_queue
**txqs
;
808 struct net_device
*dev
;
812 /* Per-CPU port control */
813 struct mvpp2_port_pcpu __percpu
*pcpu
;
820 struct mvpp2_pcpu_stats __percpu
*stats
;
823 /* Per-port work and its lock to gather hardware statistics */
824 struct mutex gather_stats_lock
;
825 struct delayed_work stats_work
;
827 struct device_node
*of_node
;
829 phy_interface_t phy_interface
;
830 struct phylink
*phylink
;
833 struct mvpp2_bm_pool
*pool_long
;
834 struct mvpp2_bm_pool
*pool_short
;
836 /* Index of first port's physical RXQ */
839 struct mvpp2_queue_vector qvecs
[MVPP2_MAX_QVECS
];
845 /* RSS indirection table */
846 u32 indir
[MVPP22_RSS_TABLE_ENTRIES
];
849 /* The mvpp2_tx_desc and mvpp2_rx_desc structures describe the
850 * layout of the transmit and reception DMA descriptors, and their
851 * layout is therefore defined by the hardware design
854 #define MVPP2_TXD_L3_OFF_SHIFT 0
855 #define MVPP2_TXD_IP_HLEN_SHIFT 8
856 #define MVPP2_TXD_L4_CSUM_FRAG BIT(13)
857 #define MVPP2_TXD_L4_CSUM_NOT BIT(14)
858 #define MVPP2_TXD_IP_CSUM_DISABLE BIT(15)
859 #define MVPP2_TXD_PADDING_DISABLE BIT(23)
860 #define MVPP2_TXD_L4_UDP BIT(24)
861 #define MVPP2_TXD_L3_IP6 BIT(26)
862 #define MVPP2_TXD_L_DESC BIT(28)
863 #define MVPP2_TXD_F_DESC BIT(29)
865 #define MVPP2_RXD_ERR_SUMMARY BIT(15)
866 #define MVPP2_RXD_ERR_CODE_MASK (BIT(13) | BIT(14))
867 #define MVPP2_RXD_ERR_CRC 0x0
868 #define MVPP2_RXD_ERR_OVERRUN BIT(13)
869 #define MVPP2_RXD_ERR_RESOURCE (BIT(13) | BIT(14))
870 #define MVPP2_RXD_BM_POOL_ID_OFFS 16
871 #define MVPP2_RXD_BM_POOL_ID_MASK (BIT(16) | BIT(17) | BIT(18))
872 #define MVPP2_RXD_HWF_SYNC BIT(21)
873 #define MVPP2_RXD_L4_CSUM_OK BIT(22)
874 #define MVPP2_RXD_IP4_HEADER_ERR BIT(24)
875 #define MVPP2_RXD_L4_TCP BIT(25)
876 #define MVPP2_RXD_L4_UDP BIT(26)
877 #define MVPP2_RXD_L3_IP4 BIT(28)
878 #define MVPP2_RXD_L3_IP6 BIT(30)
879 #define MVPP2_RXD_BUF_HDR BIT(31)
881 /* HW TX descriptor for PPv2.1 */
882 struct mvpp21_tx_desc
{
883 __le32 command
; /* Options used by HW for packet transmitting.*/
884 u8 packet_offset
; /* the offset from the buffer beginning */
885 u8 phys_txq
; /* destination queue ID */
886 __le16 data_size
; /* data size of transmitted packet in bytes */
887 __le32 buf_dma_addr
; /* physical addr of transmitted buffer */
888 __le32 buf_cookie
; /* cookie for access to TX buffer in tx path */
889 __le32 reserved1
[3]; /* hw_cmd (for future use, BM, PON, PNC) */
890 __le32 reserved2
; /* reserved (for future use) */
893 /* HW RX descriptor for PPv2.1 */
894 struct mvpp21_rx_desc
{
895 __le32 status
; /* info about received packet */
896 __le16 reserved1
; /* parser_info (for future use, PnC) */
897 __le16 data_size
; /* size of received packet in bytes */
898 __le32 buf_dma_addr
; /* physical address of the buffer */
899 __le32 buf_cookie
; /* cookie for access to RX buffer in rx path */
900 __le16 reserved2
; /* gem_port_id (for future use, PON) */
901 __le16 reserved3
; /* csum_l4 (for future use, PnC) */
902 u8 reserved4
; /* bm_qset (for future use, BM) */
904 __le16 reserved6
; /* classify_info (for future use, PnC) */
905 __le32 reserved7
; /* flow_id (for future use, PnC) */
909 /* HW TX descriptor for PPv2.2 */
910 struct mvpp22_tx_desc
{
916 __le64 buf_dma_addr_ptp
;
917 __le64 buf_cookie_misc
;
920 /* HW RX descriptor for PPv2.2 */
921 struct mvpp22_rx_desc
{
927 __le64 buf_dma_addr_key_hash
;
928 __le64 buf_cookie_misc
;
931 /* Opaque type used by the driver to manipulate the HW TX and RX
934 struct mvpp2_tx_desc
{
936 struct mvpp21_tx_desc pp21
;
937 struct mvpp22_tx_desc pp22
;
941 struct mvpp2_rx_desc
{
943 struct mvpp21_rx_desc pp21
;
944 struct mvpp22_rx_desc pp22
;
948 struct mvpp2_txq_pcpu_buf
{
949 /* Transmitted SKB */
952 /* Physical address of transmitted buffer */
955 /* Size transmitted */
959 /* Per-CPU Tx queue control */
960 struct mvpp2_txq_pcpu
{
963 /* Number of Tx DMA descriptors in the descriptor ring */
966 /* Number of currently used Tx DMA descriptor in the
974 /* Number of Tx DMA descriptors reserved for each CPU */
977 /* Infos about transmitted buffers */
978 struct mvpp2_txq_pcpu_buf
*buffs
;
980 /* Index of last TX DMA descriptor that was inserted */
983 /* Index of the TX DMA descriptor to be cleaned up */
986 /* DMA buffer for TSO headers */
988 dma_addr_t tso_headers_dma
;
991 struct mvpp2_tx_queue
{
992 /* Physical number of this Tx queue */
995 /* Logical number of this Tx queue */
998 /* Number of Tx DMA descriptors in the descriptor ring */
1001 /* Number of currently used Tx DMA descriptor in the descriptor ring */
1004 /* Per-CPU control of physical Tx queues */
1005 struct mvpp2_txq_pcpu __percpu
*pcpu
;
1009 /* Virtual address of thex Tx DMA descriptors array */
1010 struct mvpp2_tx_desc
*descs
;
1012 /* DMA address of the Tx DMA descriptors array */
1013 dma_addr_t descs_dma
;
1015 /* Index of the last Tx DMA descriptor */
1018 /* Index of the next Tx DMA descriptor to process */
1019 int next_desc_to_proc
;
1022 struct mvpp2_rx_queue
{
1023 /* RX queue number, in the range 0-31 for physical RXQs */
1026 /* Num of rx descriptors in the rx descriptor ring */
1032 /* Virtual address of the RX DMA descriptors array */
1033 struct mvpp2_rx_desc
*descs
;
1035 /* DMA address of the RX DMA descriptors array */
1036 dma_addr_t descs_dma
;
1038 /* Index of the last RX DMA descriptor */
1041 /* Index of the next RX DMA descriptor to process */
1042 int next_desc_to_proc
;
1044 /* ID of port to which physical RXQ is mapped */
1047 /* Port's logic RXQ number to which physical RXQ is mapped */
1051 struct mvpp2_bm_pool
{
1052 /* Pool number in the range 0-7 */
1055 /* Buffer Pointers Pool External (BPPE) size */
1057 /* BPPE size in bytes */
1059 /* Number of buffers for this pool */
1061 /* Pool buffer size */
1067 /* BPPE virtual base address */
1069 /* BPPE DMA base address */
1070 dma_addr_t dma_addr
;
1072 /* Ports using BM pool */
1076 #define IS_TSO_HEADER(txq_pcpu, addr) \
1077 ((addr) >= (txq_pcpu)->tso_headers_dma && \
1078 (addr) < (txq_pcpu)->tso_headers_dma + \
1079 (txq_pcpu)->size * TSO_HEADER_SIZE)
1081 #define MVPP2_DRIVER_NAME "mvpp2"
1082 #define MVPP2_DRIVER_VERSION "1.0"
1084 void mvpp2_write(struct mvpp2
*priv
, u32 offset
, u32 data
);
1085 u32
mvpp2_read(struct mvpp2
*priv
, u32 offset
);
1087 u32
mvpp2_read_relaxed(struct mvpp2
*priv
, u32 offset
);
1089 void mvpp2_percpu_write(struct mvpp2
*priv
, int cpu
, u32 offset
, u32 data
);
1090 u32
mvpp2_percpu_read(struct mvpp2
*priv
, int cpu
, u32 offset
);
1092 void mvpp2_percpu_write_relaxed(struct mvpp2
*priv
, int cpu
, u32 offset
,
1095 void mvpp2_dbgfs_init(struct mvpp2
*priv
, const char *name
);
1097 void mvpp2_dbgfs_cleanup(struct mvpp2
*priv
);