]>
git.ipfire.org Git - thirdparty/u-boot.git/blob - drivers/net/fm/memac_phy.c
2 * Copyright 2012 Freescale Semiconductor, Inc.
3 * Andy Fleming <afleming@freescale.com>
4 * Roy Zang <tie-fei.zang@freescale.com>
6 * SPDX-License-Identifier: GPL-2.0+
7 * Some part is taken from tsec.c
13 #include <asm/fsl_memac.h>
17 * Write value to the PHY for this device to the register at regnum, waiting
18 * until the write is done before it returns. All PHY configuration has to be
19 * done through the TSEC1 MIIM regs
21 int memac_mdio_write(struct mii_dev
*bus
, int port_addr
, int dev_addr
,
22 int regnum
, u16 value
)
25 struct memac_mdio_controller
*regs
= bus
->priv
;
26 u32 c45
= 1; /* Default to 10G interface */
28 if (dev_addr
== MDIO_DEVAD_NONE
) {
29 c45
= 0; /* clause 22 */
30 dev_addr
= regnum
& 0x1f;
31 clrbits_be32(®s
->mdio_stat
, MDIO_STAT_ENC
);
33 setbits_be32(®s
->mdio_stat
, MDIO_STAT_ENC
);
34 setbits_be32(®s
->mdio_stat
, MDIO_STAT_HOLD_15_CLK
);
37 /* Wait till the bus is free */
38 while ((in_be32(®s
->mdio_stat
)) & MDIO_STAT_BSY
)
41 /* Set the port and dev addr */
42 mdio_ctl
= MDIO_CTL_PORT_ADDR(port_addr
) | MDIO_CTL_DEV_ADDR(dev_addr
);
43 out_be32(®s
->mdio_ctl
, mdio_ctl
);
45 /* Set the register address */
47 out_be32(®s
->mdio_addr
, regnum
& 0xffff);
49 /* Wait till the bus is free */
50 while ((in_be32(®s
->mdio_stat
)) & MDIO_STAT_BSY
)
53 /* Write the value to the register */
54 out_be32(®s
->mdio_data
, MDIO_DATA(value
));
56 /* Wait till the MDIO write is complete */
57 while ((in_be32(®s
->mdio_data
)) & MDIO_DATA_BSY
)
64 * Reads from register regnum in the PHY for device dev, returning the value.
65 * Clears miimcom first. All PHY configuration has to be done through the
68 int memac_mdio_read(struct mii_dev
*bus
, int port_addr
, int dev_addr
,
72 struct memac_mdio_controller
*regs
= bus
->priv
;
75 if (dev_addr
== MDIO_DEVAD_NONE
) {
76 c45
= 0; /* clause 22 */
77 dev_addr
= regnum
& 0x1f;
78 clrbits_be32(®s
->mdio_stat
, MDIO_STAT_ENC
);
80 setbits_be32(®s
->mdio_stat
, MDIO_STAT_ENC
);
81 setbits_be32(®s
->mdio_stat
, MDIO_STAT_HOLD_15_CLK
);
84 /* Wait till the bus is free */
85 while ((in_be32(®s
->mdio_stat
)) & MDIO_STAT_BSY
)
88 /* Set the Port and Device Addrs */
89 mdio_ctl
= MDIO_CTL_PORT_ADDR(port_addr
) | MDIO_CTL_DEV_ADDR(dev_addr
);
90 out_be32(®s
->mdio_ctl
, mdio_ctl
);
92 /* Set the register address */
94 out_be32(®s
->mdio_addr
, regnum
& 0xffff);
96 /* Wait till the bus is free */
97 while ((in_be32(®s
->mdio_stat
)) & MDIO_STAT_BSY
)
100 /* Initiate the read */
101 mdio_ctl
|= MDIO_CTL_READ
;
102 out_be32(®s
->mdio_ctl
, mdio_ctl
);
104 /* Wait till the MDIO write is complete */
105 while ((in_be32(®s
->mdio_data
)) & MDIO_DATA_BSY
)
108 /* Return all Fs if nothing was there */
109 if (in_be32(®s
->mdio_stat
) & MDIO_STAT_RD_ER
)
112 return in_be32(®s
->mdio_data
) & 0xffff;
115 int memac_mdio_reset(struct mii_dev
*bus
)
120 int fm_memac_mdio_init(bd_t
*bis
, struct memac_mdio_info
*info
)
122 struct mii_dev
*bus
= mdio_alloc();
125 printf("Failed to allocate FM TGEC MDIO bus\n");
129 bus
->read
= memac_mdio_read
;
130 bus
->write
= memac_mdio_write
;
131 bus
->reset
= memac_mdio_reset
;
132 sprintf(bus
->name
, info
->name
);
134 bus
->priv
= info
->regs
;
136 return mdio_register(bus
);