2 * Copyright 2007-2010 Freescale Semiconductor, Inc.
4 * This program is free software; you can redistribute it and/or modify it
5 * under the terms of the GNU General Public License as published by the Free
6 * Software Foundation; either version 2 of the License, or (at your option)
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
14 * You should have received a copy of the GNU General Public License
15 * along with this program; if not, write to the Free Software
16 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 #include <asm/fsl_serdes.h>
24 DECLARE_GLOBAL_DATA_PTR
;
27 * PCI/PCIE Controller initialization for mpc85xx/mpc86xx soc's
29 * Initialize controller and call the common driver/pci pci_hose_scan to
30 * scan for bridges and devices.
32 * Hose fields which need to be pre-initialized by board specific code:
42 #include <asm/fsl_pci.h>
44 /* Freescale-specific PCI config registers */
45 #define FSL_PCI_PBFR 0x44
46 #define FSL_PCIE_CAP_ID 0x4c
47 #define FSL_PCIE_CFG_RDY 0x4b0
48 #define FSL_PROG_IF_AGENT 0x1
50 void pciauto_prescan_setup_bridge(struct pci_controller
*hose
,
51 pci_dev_t dev
, int sub_bus
);
52 void pciauto_postscan_setup_bridge(struct pci_controller
*hose
,
53 pci_dev_t dev
, int sub_bus
);
54 void pciauto_config_init(struct pci_controller
*hose
);
56 #ifndef CONFIG_SYS_PCI_MEMORY_BUS
57 #define CONFIG_SYS_PCI_MEMORY_BUS 0
60 #ifndef CONFIG_SYS_PCI_MEMORY_PHYS
61 #define CONFIG_SYS_PCI_MEMORY_PHYS 0
64 #if defined(CONFIG_SYS_PCI_64BIT) && !defined(CONFIG_SYS_PCI64_MEMORY_BUS)
65 #define CONFIG_SYS_PCI64_MEMORY_BUS (64ull*1024*1024*1024)
68 /* Setup one inbound ATMU window.
70 * We let the caller decide what the window size should be
72 static void set_inbound_window(volatile pit_t
*pi
,
76 u32 sz
= (__ilog2_u64(size
) - 1);
77 u32 flag
= PIWAR_EN
| PIWAR_LOCAL
|
78 PIWAR_READ_SNOOP
| PIWAR_WRITE_SNOOP
;
80 out_be32(&pi
->pitar
, r
->phys_start
>> 12);
81 out_be32(&pi
->piwbar
, r
->bus_start
>> 12);
82 #ifdef CONFIG_SYS_PCI_64BIT
83 out_be32(&pi
->piwbear
, r
->bus_start
>> 44);
85 out_be32(&pi
->piwbear
, 0);
87 if (r
->flags
& PCI_REGION_PREFETCH
)
89 out_be32(&pi
->piwar
, flag
| sz
);
92 int fsl_setup_hose(struct pci_controller
*hose
, unsigned long addr
)
94 volatile ccsr_fsl_pci_t
*pci
= (ccsr_fsl_pci_t
*) addr
;
96 /* Reset hose to make sure its in a clean state */
97 memset(hose
, 0, sizeof(struct pci_controller
));
99 pci_setup_indirect(hose
, (u32
)&pci
->cfg_addr
, (u32
)&pci
->cfg_data
);
101 return fsl_is_pci_agent(hose
);
104 static int fsl_pci_setup_inbound_windows(struct pci_controller
*hose
,
105 u64 out_lo
, u8 pcie_cap
,
108 struct pci_region
*r
= hose
->regions
+ hose
->region_count
;
109 u64 sz
= min((u64
)gd
->ram_size
, (1ull << 32));
111 phys_addr_t phys_start
= CONFIG_SYS_PCI_MEMORY_PHYS
;
112 pci_addr_t bus_start
= CONFIG_SYS_PCI_MEMORY_BUS
;
115 /* we have no space available for inbound memory mapping */
116 if (bus_start
> out_lo
) {
117 printf ("no space for inbound mapping of memory\n");
122 if ((bus_start
+ sz
) > out_lo
) {
123 sz
= out_lo
- bus_start
;
124 debug ("limiting size to %llx\n", sz
);
127 pci_sz
= 1ull << __ilog2_u64(sz
);
129 * we can overlap inbound/outbound windows on PCI-E since RX & TX
132 if ((pcie_cap
== PCI_CAP_ID_EXP
) && (pci_sz
< sz
)) {
133 debug ("R0 bus_start: %llx phys_start: %llx size: %llx\n",
134 (u64
)bus_start
, (u64
)phys_start
, (u64
)sz
);
135 pci_set_region(r
, bus_start
, phys_start
, sz
,
136 PCI_REGION_MEM
| PCI_REGION_SYS_MEMORY
|
137 PCI_REGION_PREFETCH
);
139 /* if we aren't an exact power of two match, pci_sz is smaller
140 * round it up to the next power of two. We report the actual
141 * size to pci region tracking.
144 sz
= 2ull << __ilog2_u64(sz
);
146 set_inbound_window(pi
--, r
++, sz
);
147 sz
= 0; /* make sure we dont set the R2 window */
149 debug ("R0 bus_start: %llx phys_start: %llx size: %llx\n",
150 (u64
)bus_start
, (u64
)phys_start
, (u64
)pci_sz
);
151 pci_set_region(r
, bus_start
, phys_start
, pci_sz
,
152 PCI_REGION_MEM
| PCI_REGION_SYS_MEMORY
|
153 PCI_REGION_PREFETCH
);
154 set_inbound_window(pi
--, r
++, pci_sz
);
158 phys_start
+= pci_sz
;
160 pci_sz
= 1ull << __ilog2_u64(sz
);
162 debug ("R1 bus_start: %llx phys_start: %llx size: %llx\n",
163 (u64
)bus_start
, (u64
)phys_start
, (u64
)pci_sz
);
164 pci_set_region(r
, bus_start
, phys_start
, pci_sz
,
165 PCI_REGION_MEM
| PCI_REGION_SYS_MEMORY
|
166 PCI_REGION_PREFETCH
);
167 set_inbound_window(pi
--, r
++, pci_sz
);
170 phys_start
+= pci_sz
;
174 #if defined(CONFIG_PHYS_64BIT) && defined(CONFIG_SYS_PCI_64BIT)
176 * On 64-bit capable systems, set up a mapping for all of DRAM
177 * in high pci address space.
179 pci_sz
= 1ull << __ilog2_u64(gd
->ram_size
);
180 /* round up to the next largest power of two */
181 if (gd
->ram_size
> pci_sz
)
182 pci_sz
= 1ull << (__ilog2_u64(gd
->ram_size
) + 1);
183 debug ("R64 bus_start: %llx phys_start: %llx size: %llx\n",
184 (u64
)CONFIG_SYS_PCI64_MEMORY_BUS
,
185 (u64
)CONFIG_SYS_PCI_MEMORY_PHYS
,
188 CONFIG_SYS_PCI64_MEMORY_BUS
,
189 CONFIG_SYS_PCI_MEMORY_PHYS
,
191 PCI_REGION_MEM
| PCI_REGION_SYS_MEMORY
|
192 PCI_REGION_PREFETCH
);
193 set_inbound_window(pi
--, r
++, pci_sz
);
195 pci_sz
= 1ull << __ilog2_u64(sz
);
197 debug ("R2 bus_start: %llx phys_start: %llx size: %llx\n",
198 (u64
)bus_start
, (u64
)phys_start
, (u64
)pci_sz
);
199 pci_set_region(r
, bus_start
, phys_start
, pci_sz
,
200 PCI_REGION_MEM
| PCI_REGION_SYS_MEMORY
|
201 PCI_REGION_PREFETCH
);
204 phys_start
+= pci_sz
;
205 set_inbound_window(pi
--, r
++, pci_sz
);
209 #ifdef CONFIG_PHYS_64BIT
210 if (sz
&& (((u64
)gd
->ram_size
) < (1ull << 32)))
211 printf("Was not able to map all of memory via "
212 "inbound windows -- %lld remaining\n", sz
);
215 hose
->region_count
= r
- hose
->regions
;
220 void fsl_pci_init(struct pci_controller
*hose
, struct fsl_pci_info
*pci_info
)
222 u32 cfg_addr
= (u32
)&((ccsr_fsl_pci_t
*)pci_info
->regs
)->cfg_addr
;
223 u32 cfg_data
= (u32
)&((ccsr_fsl_pci_t
*)pci_info
->regs
)->cfg_data
;
226 int enabled
, r
, inbound
= 0;
229 volatile ccsr_fsl_pci_t
*pci
= (ccsr_fsl_pci_t
*)cfg_addr
;
230 struct pci_region
*reg
= hose
->regions
+ hose
->region_count
;
231 pci_dev_t dev
= PCI_BDF(hose
->first_busno
, 0, 0);
233 /* Initialize ATMU registers based on hose regions and flags */
234 volatile pot_t
*po
= &pci
->pot
[1]; /* skip 0 */
235 volatile pit_t
*pi
= &pci
->pit
[2]; /* ranges from: 3 to 1 */
237 u64 out_hi
= 0, out_lo
= -1ULL;
238 u32 pcicsrbar
, pcicsrbar_sz
;
240 pci_setup_indirect(hose
, cfg_addr
, cfg_data
);
242 /* Handle setup of outbound windows first */
243 for (r
= 0; r
< hose
->region_count
; r
++) {
244 unsigned long flags
= hose
->regions
[r
].flags
;
245 u32 sz
= (__ilog2_u64((u64
)hose
->regions
[r
].size
) - 1);
247 flags
&= PCI_REGION_SYS_MEMORY
|PCI_REGION_TYPE
;
248 if (flags
!= PCI_REGION_SYS_MEMORY
) {
249 u64 start
= hose
->regions
[r
].bus_start
;
250 u64 end
= start
+ hose
->regions
[r
].size
;
252 out_be32(&po
->powbar
, hose
->regions
[r
].phys_start
>> 12);
253 out_be32(&po
->potar
, start
>> 12);
254 #ifdef CONFIG_SYS_PCI_64BIT
255 out_be32(&po
->potear
, start
>> 44);
257 out_be32(&po
->potear
, 0);
259 if (hose
->regions
[r
].flags
& PCI_REGION_IO
) {
260 out_be32(&po
->powar
, POWAR_EN
| sz
|
261 POWAR_IO_READ
| POWAR_IO_WRITE
);
263 out_be32(&po
->powar
, POWAR_EN
| sz
|
264 POWAR_MEM_READ
| POWAR_MEM_WRITE
);
265 out_lo
= min(start
, out_lo
);
266 out_hi
= max(end
, out_hi
);
271 debug("Outbound memory range: %llx:%llx\n", out_lo
, out_hi
);
273 /* setup PCSRBAR/PEXCSRBAR */
274 pci_hose_write_config_dword(hose
, dev
, PCI_BASE_ADDRESS_0
, 0xffffffff);
275 pci_hose_read_config_dword (hose
, dev
, PCI_BASE_ADDRESS_0
, &pcicsrbar_sz
);
276 pcicsrbar_sz
= ~pcicsrbar_sz
+ 1;
278 if (out_hi
< (0x100000000ull
- pcicsrbar_sz
) ||
279 (out_lo
> 0x100000000ull
))
280 pcicsrbar
= 0x100000000ull
- pcicsrbar_sz
;
282 pcicsrbar
= (out_lo
- pcicsrbar_sz
) & -pcicsrbar_sz
;
283 pci_hose_write_config_dword(hose
, dev
, PCI_BASE_ADDRESS_0
, pcicsrbar
);
285 out_lo
= min(out_lo
, (u64
)pcicsrbar
);
287 debug("PCICSRBAR @ 0x%x\n", pcicsrbar
);
289 pci_set_region(reg
++, pcicsrbar
, CONFIG_SYS_CCSRBAR_PHYS
,
290 pcicsrbar_sz
, PCI_REGION_SYS_MEMORY
);
291 hose
->region_count
++;
293 /* see if we are a PCIe or PCI controller */
294 pci_hose_read_config_byte(hose
, dev
, FSL_PCIE_CAP_ID
, &pcie_cap
);
297 inbound
= fsl_pci_setup_inbound_windows(hose
, out_lo
, pcie_cap
, pi
);
299 for (r
= 0; r
< hose
->region_count
; r
++)
300 debug("PCI reg:%d %016llx:%016llx %016llx %08x\n", r
,
301 (u64
)hose
->regions
[r
].phys_start
,
302 hose
->regions
[r
].bus_start
,
303 hose
->regions
[r
].size
,
304 hose
->regions
[r
].flags
);
306 pci_register_hose(hose
);
307 pciauto_config_init(hose
); /* grab pci_{mem,prefetch,io} */
308 hose
->current_busno
= hose
->first_busno
;
310 out_be32(&pci
->pedr
, 0xffffffff); /* Clear any errors */
311 out_be32(&pci
->peer
, ~0x20140); /* Enable All Error Interupts except
312 * - Master abort (pci)
313 * - Master PERR (pci)
316 pci_hose_read_config_dword(hose
, dev
, PCI_DCR
, &temp32
);
317 temp32
|= 0xf000e; /* set URR, FER, NFER (but not CER) */
318 pci_hose_write_config_dword(hose
, dev
, PCI_DCR
, temp32
);
320 if (pcie_cap
== PCI_CAP_ID_EXP
) {
321 pci_hose_read_config_word(hose
, dev
, PCI_LTSSM
, <ssm
);
322 enabled
= ltssm
>= PCI_LTSSM_L0
;
324 #ifdef CONFIG_FSL_PCIE_RESET
327 debug("....PCIe link error. " "LTSSM=0x%02x.", ltssm
);
328 /* assert PCIe reset */
329 setbits_be32(&pci
->pdb_stat
, 0x08000000);
330 (void) in_be32(&pci
->pdb_stat
);
332 debug(" Asserting PCIe reset @%x = %x\n",
333 &pci
->pdb_stat
, in_be32(&pci
->pdb_stat
));
334 /* clear PCIe reset */
335 clrbits_be32(&pci
->pdb_stat
, 0x08000000);
337 for (i
=0; i
<100 && ltssm
< PCI_LTSSM_L0
; i
++) {
338 pci_hose_read_config_word(hose
, dev
, PCI_LTSSM
,
341 debug("....PCIe link error. "
342 "LTSSM=0x%02x.\n", ltssm
);
344 enabled
= ltssm
>= PCI_LTSSM_L0
;
346 /* we need to re-write the bar0 since a reset will
349 pci_hose_write_config_dword(hose
, dev
,
350 PCI_BASE_ADDRESS_0
, pcicsrbar
);
355 /* Let the user know there's no PCIe link */
356 printf("no link, regs @ 0x%lx\n", pci_info
->regs
);
357 hose
->last_busno
= hose
->first_busno
;
361 out_be32(&pci
->pme_msg_det
, 0xffffffff);
362 out_be32(&pci
->pme_msg_int_en
, 0xffffffff);
364 /* Print the negotiated PCIe link width */
365 pci_hose_read_config_word(hose
, dev
, PCI_LSR
, &temp16
);
366 printf("x%d, regs @ 0x%lx\n", (temp16
& 0x3f0 ) >> 4,
369 hose
->current_busno
++; /* Start scan with secondary */
370 pciauto_prescan_setup_bridge(hose
, dev
, hose
->current_busno
);
373 /* Use generic setup_device to initialize standard pci regs,
374 * but do not allocate any windows since any BAR found (such
375 * as PCSRBAR) is not in this cpu's memory space.
377 pciauto_setup_device(hose
, dev
, 0, hose
->pci_mem
,
378 hose
->pci_prefetch
, hose
->pci_io
);
381 pci_hose_read_config_word(hose
, dev
, PCI_COMMAND
, &temp16
);
382 pci_hose_write_config_word(hose
, dev
, PCI_COMMAND
,
383 temp16
| PCI_COMMAND_MEMORY
);
386 #ifndef CONFIG_PCI_NOSCAN
387 pci_hose_read_config_byte(hose
, dev
, PCI_CLASS_PROG
, &temp8
);
389 /* Programming Interface (PCI_CLASS_PROG)
390 * 0 == pci host or pcie root-complex,
391 * 1 == pci agent or pcie end-point
394 debug(" Scanning PCI bus %02x\n",
395 hose
->current_busno
);
396 hose
->last_busno
= pci_hose_scan_bus(hose
, hose
->current_busno
);
398 debug(" Not scanning PCI bus %02x. PI=%x\n",
399 hose
->current_busno
, temp8
);
400 hose
->last_busno
= hose
->current_busno
;
403 /* if we are PCIe - update limit regs and subordinate busno
404 * for the virtual P2P bridge
406 if (pcie_cap
== PCI_CAP_ID_EXP
) {
407 pciauto_postscan_setup_bridge(hose
, dev
, hose
->last_busno
);
410 hose
->last_busno
= hose
->current_busno
;
413 /* Clear all error indications */
414 if (pcie_cap
== PCI_CAP_ID_EXP
)
415 out_be32(&pci
->pme_msg_det
, 0xffffffff);
416 out_be32(&pci
->pedr
, 0xffffffff);
418 pci_hose_read_config_word (hose
, dev
, PCI_DSR
, &temp16
);
420 pci_hose_write_config_word(hose
, dev
, PCI_DSR
, 0xffff);
423 pci_hose_read_config_word (hose
, dev
, PCI_SEC_STATUS
, &temp16
);
425 pci_hose_write_config_word(hose
, dev
, PCI_SEC_STATUS
, 0xffff);
429 int fsl_is_pci_agent(struct pci_controller
*hose
)
432 pci_dev_t dev
= PCI_BDF(hose
->first_busno
, 0, 0);
434 pci_hose_read_config_byte(hose
, dev
, PCI_CLASS_PROG
, &prog_if
);
436 return (prog_if
== FSL_PROG_IF_AGENT
);
439 int fsl_pci_init_port(struct fsl_pci_info
*pci_info
,
440 struct pci_controller
*hose
, int busno
)
442 volatile ccsr_fsl_pci_t
*pci
;
443 struct pci_region
*r
;
444 pci_dev_t dev
= PCI_BDF(busno
,0,0);
447 pci
= (ccsr_fsl_pci_t
*) pci_info
->regs
;
449 /* on non-PCIe controllers we don't have pme_msg_det so this code
450 * should do nothing since the read will return 0
452 if (in_be32(&pci
->pme_msg_det
)) {
453 out_be32(&pci
->pme_msg_det
, 0xffffffff);
454 debug (" with errors. Clearing. Now 0x%08x",
458 r
= hose
->regions
+ hose
->region_count
;
460 /* outbound memory */
474 hose
->region_count
= r
- hose
->regions
;
475 hose
->first_busno
= busno
;
477 fsl_pci_init(hose
, pci_info
);
479 if (fsl_is_pci_agent(hose
)) {
480 fsl_pci_config_unlock(hose
);
481 hose
->last_busno
= hose
->first_busno
;
484 pci_hose_read_config_byte(hose
, dev
, FSL_PCIE_CAP_ID
, &pcie_cap
);
485 printf("PCI%s%x: Bus %02x - %02x\n", pcie_cap
== PCI_CAP_ID_EXP
?
486 "e" : "", pci_info
->pci_num
,
487 hose
->first_busno
, hose
->last_busno
);
489 return(hose
->last_busno
+ 1);
492 /* Enable inbound PCI config cycles for agent/endpoint interface */
493 void fsl_pci_config_unlock(struct pci_controller
*hose
)
495 pci_dev_t dev
= PCI_BDF(hose
->first_busno
,0,0);
500 pci_hose_read_config_byte(hose
, dev
, PCI_CLASS_PROG
, &agent
);
504 pci_hose_read_config_byte(hose
, dev
, FSL_PCIE_CAP_ID
, &pcie_cap
);
505 if (pcie_cap
!= 0x0) {
506 /* PCIe - set CFG_READY bit of Configuration Ready Register */
507 pci_hose_write_config_byte(hose
, dev
, FSL_PCIE_CFG_RDY
, 0x1);
509 /* PCI - clear ACL bit of PBFR */
510 pci_hose_read_config_word(hose
, dev
, FSL_PCI_PBFR
, &pbfr
);
512 pci_hose_write_config_word(hose
, dev
, FSL_PCI_PBFR
, pbfr
);
516 #if defined(CONFIG_PCIE1) || defined(CONFIG_PCIE2) || \
517 defined(CONFIG_PCIE3) || defined(CONFIG_PCIE4)
518 int fsl_configure_pcie(struct fsl_pci_info
*info
,
519 struct pci_controller
*hose
,
520 const char *connected
, int busno
)
524 set_next_law(info
->mem_phys
, law_size_bits(info
->mem_size
), info
->law
);
525 set_next_law(info
->io_phys
, law_size_bits(info
->io_size
), info
->law
);
527 is_endpoint
= fsl_setup_hose(hose
, info
->regs
);
528 printf("PCIe%u: %s", info
->pci_num
,
529 is_endpoint
? "Endpoint" : "Root Complex");
531 printf(" of %s", connected
);
534 return fsl_pci_init_port(info
, hose
, busno
);
537 #if defined(CONFIG_FSL_CORENET)
538 #define _DEVDISR_PCIE1 FSL_CORENET_DEVDISR_PCIE1
539 #define _DEVDISR_PCIE2 FSL_CORENET_DEVDISR_PCIE2
540 #define _DEVDISR_PCIE3 FSL_CORENET_DEVDISR_PCIE3
541 #define _DEVDISR_PCIE4 FSL_CORENET_DEVDISR_PCIE4
542 #define CONFIG_SYS_MPC8xxx_GUTS_ADDR CONFIG_SYS_MPC85xx_GUTS_ADDR
543 #elif defined(CONFIG_MPC85xx)
544 #define _DEVDISR_PCIE1 MPC85xx_DEVDISR_PCIE
545 #define _DEVDISR_PCIE2 MPC85xx_DEVDISR_PCIE2
546 #define _DEVDISR_PCIE3 MPC85xx_DEVDISR_PCIE3
547 #define _DEVDISR_PCIE4 0
548 #define CONFIG_SYS_MPC8xxx_GUTS_ADDR CONFIG_SYS_MPC85xx_GUTS_ADDR
549 #elif defined(CONFIG_MPC86xx)
550 #define _DEVDISR_PCIE1 MPC86xx_DEVDISR_PCIE1
551 #define _DEVDISR_PCIE2 MPC86xx_DEVDISR_PCIE2
552 #define _DEVDISR_PCIE3 0
553 #define _DEVDISR_PCIE4 0
554 #define CONFIG_SYS_MPC8xxx_GUTS_ADDR \
555 (&((immap_t *)CONFIG_SYS_IMMR)->im_gur)
557 #error "No defines for DEVDISR_PCIE"
560 /* Implement a dummy function for those platforms w/o SERDES */
561 static const char *__board_serdes_name(enum srds_prtcl device
)
564 #ifdef CONFIG_SYS_PCIE1_NAME
566 return CONFIG_SYS_PCIE1_NAME
;
568 #ifdef CONFIG_SYS_PCIE2_NAME
570 return CONFIG_SYS_PCIE2_NAME
;
572 #ifdef CONFIG_SYS_PCIE3_NAME
574 return CONFIG_SYS_PCIE3_NAME
;
576 #ifdef CONFIG_SYS_PCIE4_NAME
578 return CONFIG_SYS_PCIE4_NAME
;
587 __attribute__((weak
, alias("__board_serdes_name"))) const char *
588 board_serdes_name(enum srds_prtcl device
);
590 static u32 devdisr_mask
[] = {
597 int fsl_pcie_init_ctrl(int busno
, u32 devdisr
, enum srds_prtcl dev
,
598 struct fsl_pci_info
*pci_info
)
600 struct pci_controller
*hose
;
601 int num
= dev
- PCIE1
;
603 hose
= calloc(1, sizeof(struct pci_controller
));
607 if (is_serdes_configured(dev
) && !(devdisr
& devdisr_mask
[num
])) {
608 busno
= fsl_configure_pcie(pci_info
, hose
,
609 board_serdes_name(dev
), busno
);
611 printf("PCIe%d: disabled\n", num
+ 1);
617 int fsl_pcie_init_board(int busno
)
619 struct fsl_pci_info pci_info
;
620 ccsr_gur_t
*gur
= (void *)CONFIG_SYS_MPC8xxx_GUTS_ADDR
;
621 u32 devdisr
= in_be32(&gur
->devdisr
);
624 SET_STD_PCIE_INFO(pci_info
, 1);
625 busno
= fsl_pcie_init_ctrl(busno
, devdisr
, PCIE1
, &pci_info
);
627 setbits_be32(&gur
->devdisr
, _DEVDISR_PCIE1
); /* disable */
631 SET_STD_PCIE_INFO(pci_info
, 2);
632 busno
= fsl_pcie_init_ctrl(busno
, devdisr
, PCIE2
, &pci_info
);
634 setbits_be32(&gur
->devdisr
, _DEVDISR_PCIE2
); /* disable */
638 SET_STD_PCIE_INFO(pci_info
, 3);
639 busno
= fsl_pcie_init_ctrl(busno
, devdisr
, PCIE3
, &pci_info
);
641 setbits_be32(&gur
->devdisr
, _DEVDISR_PCIE3
); /* disable */
645 SET_STD_PCIE_INFO(pci_info
, 4);
646 busno
= fsl_pcie_init_ctrl(busno
, devdisr
, PCIE4
, &pci_info
);
648 setbits_be32(&gur
->devdisr
, _DEVDISR_PCIE4
); /* disable */
654 int fsl_pcie_init_ctrl(int busno
, u32 devdisr
, enum srds_prtcl dev
,
655 struct fsl_pci_info
*pci_info
)
660 int fsl_pcie_init_board(int busno
)
666 #ifdef CONFIG_OF_BOARD_SETUP
668 #include <fdt_support.h>
670 void ft_fsl_pci_setup(void *blob
, const char *pci_compat
,
671 unsigned long ctrl_addr
)
675 phys_addr_t p_ctrl_addr
= (phys_addr_t
)ctrl_addr
;
676 struct pci_controller
*hose
;
678 hose
= find_hose_by_cfg_addr((void *)(ctrl_addr
));
680 /* convert ctrl_addr to true physical address */
681 p_ctrl_addr
= (phys_addr_t
)ctrl_addr
- CONFIG_SYS_CCSRBAR
;
682 p_ctrl_addr
+= CONFIG_SYS_CCSRBAR_PHYS
;
684 off
= fdt_node_offset_by_compat_reg(blob
, pci_compat
, p_ctrl_addr
);
689 /* We assume a cfg_addr not being set means we didn't setup the controller */
690 if ((hose
== NULL
) || (hose
->cfg_addr
== NULL
)) {
691 fdt_del_node(blob
, off
);
694 bus_range
[1] = hose
->last_busno
- hose
->first_busno
;
695 fdt_setprop(blob
, off
, "bus-range", &bus_range
[0], 2*4);
696 fdt_pci_dma_ranges(blob
, off
, hose
);