]> git.ipfire.org Git - thirdparty/gcc.git/blob - gcc/config/m68k/netbsd-elf.h
f9576da2905151b5363d230280906a04752b0353
[thirdparty/gcc.git] / gcc / config / m68k / netbsd-elf.h
1 /* Definitions of target machine for GNU compiler,
2 for m68k (including m68010) NetBSD platforms using the
3 ELF object format.
4 Copyright (C) 2002 Free Software Foundation, Inc.
5 Contributed by Wasabi Systems. Inc.
6
7 This file is derived from <m68k/m68kv4.h>, <m68k/m68kelf.h>,
8 and <m68k/linux.h>.
9
10 This file is part of GNU CC.
11
12 GNU CC is free software; you can redistribute it and/or modify
13 it under the terms of the GNU General Public License as published by
14 the Free Software Foundation; either version 1, or (at your option)
15 any later version.
16
17 GNU CC is distributed in the hope that it will be useful,
18 but WITHOUT ANY WARRANTY; without even the implied warranty of
19 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 GNU General Public License for more details.
21
22 You should have received a copy of the GNU General Public License
23 along with GNU CC; see the file COPYING. If not, write to
24 the Free Software Foundation, 59 Temple Place - Suite 330,
25 Boston, MA 02111-1307, USA. */
26
27 #define TARGET_OS_CPP_BUILTINS() \
28 do \
29 { \
30 NETBSD_OS_CPP_BUILTINS_ELF(); \
31 builtin_define ("__m68k__"); \
32 builtin_define ("__SVR4_ABI__"); \
33 builtin_define ("__motorola__"); \
34 builtin_assert ("cpu=m68k"); \
35 builtin_assert ("machine=m68k"); \
36 } \
37 while (0)
38
39 /* Default target comes from config.gcc */
40 #undef TARGET_DEFAULT
41 #define TARGET_DEFAULT TARGET_CPU_DEFAULT
42
43
44 /* Don't try using XFmode on the 68010. */
45 #undef LONG_DOUBLE_TYPE_SIZE
46 #define LONG_DOUBLE_TYPE_SIZE \
47 ((TARGET_68020 || TARGET_68040 || TARGET_68040_ONLY || \
48 TARGET_68060) ? 96 : 64)
49
50 #ifdef __mc68010__
51 #define LIBGCC2_LONG_DOUBLE_TYPE_SIZE 64
52 #else
53 #define LIBGCC2_LONG_DOUBLE_TYPE_SIZE 96
54 #endif
55
56 #define EXTRA_SPECS \
57 { "cpp_cpu_default_spec", CPP_CPU_DEFAULT_SPEC }, \
58 { "cpp_cpu_spec", CPP_CPU_SPEC }, \
59 { "cpp_fpu_spec", CPP_FPU_SPEC }, \
60 { "asm_default_spec", ASM_DEFAULT_SPEC }, \
61 { "netbsd_cpp_spec", NETBSD_CPP_SPEC }, \
62 { "netbsd_entry_point", NETBSD_ENTRY_POINT },
63
64
65 #define CPP_CPU_SPEC \
66 "%{m68010:-D__mc68010__} \
67 %{m68020:-D__mc68020__} \
68 %{m68030:-D__mc68030__} \
69 %{m68040:-D__mc68040__} \
70 %(cpp_cpu_default_spec)"
71
72
73 #undef TARGET_VERSION
74 #if TARGET_DEFAULT & MASK_68020
75 #define TARGET_VERSION fprintf (stderr, " (NetBSD/m68k ELF)");
76 #define CPP_CPU_DEFAULT_SPEC "%{!m680*:-D__mc68020__}"
77 #define ASM_DEFAULT_SPEC "%{!m680*:-m68020}"
78 #else
79 #define TARGET_VERSION fprintf (stderr, " (NetBSD/68010 ELF)");
80 #define CPP_CPU_DEFAULT_SPEC "%{!m680*:-D__mc68010__}"
81 #define ASM_DEFAULT_SPEC "%{!m680*:-m68010}"
82 #endif
83
84
85 #if TARGET_DEFAULT & MASK_68881
86 #define CPP_FPU_SPEC "%{!msoft-float:-D__HAVE_68881__ -D__HAVE_FPU__}"
87 #else
88 #define CPP_FPU_SPEC "%{m68881:-D__HAVE_68881__ -D__HAVE_FPU__}"
89 #endif
90
91
92 /* Provide a CPP_SPEC appropriate for NetBSD m68k targets. Currently we
93 deal with the GCC option '-posix', as well as an indication as to
94 whether or not use of the FPU is allowed. */
95
96 #undef CPP_SPEC
97 #define CPP_SPEC \
98 "%(netbsd_cpp_spec) %(cpp_cpu_spec) %(cpp_fpu_spec)"
99
100
101 /* Provide an ASM_SPEC appropriate for NetBSD m68k ELF targets. We pass
102 on some CPU options, as well as PIC code generation options. */
103
104 #undef ASM_SPEC
105 #define ASM_SPEC \
106 " %| %(asm_default_spec) \
107 %{m68010} %{m68020} %{m68030} %{m68040} %{m68060} \
108 %{fpic:-k} %{fPIC:-k -K}"
109
110 /* Provide a LINK_SPEC appropriate for a NetBSD/m68k ELF target. */
111
112 #undef LINK_SPEC
113 #define LINK_SPEC NETBSD_LINK_SPEC_ELF
114
115 #define NETBSD_ENTRY_POINT "_start"
116
117 /* Output assembler code to FILE to increment profiler label # LABELNO
118 for profiling a function only. */
119
120 #undef FUNCTION_PROFILER
121 #define FUNCTION_PROFILER(FILE, LABELNO) \
122 do \
123 { \
124 asm_fprintf (FILE, "\tlea (%LLP%d,%Rpc),%Ra1\n", (LABELNO)); \
125 if (flag_pic) \
126 fprintf (FILE, "\tbsr.l __mcount@PLTPC\n"); \
127 else \
128 fprintf (FILE, "\tjbsr __mcount\n"); \
129 } \
130 while (0)
131
132
133 /* Make gcc agree with <machine/ansi.h> */
134
135 #undef SIZE_TYPE
136 #define SIZE_TYPE "unsigned int"
137
138 #undef PTRDIFF_TYPE
139 #define PTRDIFF_TYPE "int"
140
141
142 /* XXX
143 Here is a bunch of stuff lifted from m68kelf.h. We don't use that
144 file directly, because it has a lot of baggage we don't want. */
145
146 #define MOTOROLA /* Use Motorola syntax */
147 #define USE_GAS /* But GAS wants jbsr instead of jsr */
148
149
150 /* The prefix for register names. Note that REGISTER_NAMES
151 is supposed to include this prefix. Also note that this is NOT an
152 fprintf format string, it is a literal string. */
153
154 #undef REGISTER_PREFIX
155 #define REGISTER_PREFIX "%"
156
157
158 /* The prefix for local (compiler generated) lables.
159 These labels will not appear in the symbol table. */
160
161 #undef LOCAL_LABEL_PREFIX
162 #define LOCAL_LABEL_PREFIX "."
163
164
165 /* The prefix to add to user-visible assembler symbols. */
166
167 #undef USER_LABEL_PREFIX
168 #define USER_LABEL_PREFIX ""
169
170
171 /* The prefix for immediate operands. */
172
173 #undef IMMEDIATE_PREFIX
174 #define IMMEDIATE_PREFIX "#"
175
176
177 #undef ASM_COMMENT_START
178 #define ASM_COMMENT_START "|"
179
180
181 /* How to refer to registers in assembler output.
182 This sequence is indexed by compiler's hard-register-number.
183 Motorola format uses different register names than defined in m68k.h.
184 We also take this chance to convert 'a6' to 'fp' */
185
186 #undef REGISTER_NAMES
187
188 #ifndef SUPPORT_SUN_FPA
189
190 #define REGISTER_NAMES \
191 {"%d0", "%d1", "%d2", "%d3", "%d4", "%d5", "%d6", "%d7", \
192 "%a0", "%a1", "%a2", "%a3", "%a4", "%a5", "%fp", "%sp", \
193 "%fp0", "%fp1", "%fp2", "%fp3", "%fp4", "%fp5", "%fp6", "%fp7" }
194
195 #else /* SUPPORT_SUN_FPA */
196
197 #define REGISTER_NAMES \
198 {"%d0", "%d1", "%d2", "%d3", "%d4", "%d5", "%d6", "%d7", \
199 "%a0", "%a1", "%a2", "%a3", "%a4", "%a5", "%fp", "%sp", \
200 "%fp0", "%fp1", "%fp2", "%fp3", "%fp4", "%fp5", "%fp6", "%fp7", \
201 "%fpa0", "%fpa1", "%fpa2", "%fpa3", "%fpa4", "%fpa5", "%fpa6","%fpa7", \
202 "%fpa8", "%fpa9", "%fpa10","%fpa11","%fpa12","%fpa13","%fpa14","%fpa15", \
203 "%fpa16","%fpa17","%fpa18","%fpa19","%fpa20","%fpa21","%fpa22","%fpa23", \
204 "%fpa24","%fpa25","%fpa26","%fpa27","%fpa28","%fpa29","%fpa30","%fpa31" }
205
206 #endif /* ! SUPPORT_SUN_FPA */
207
208
209 /* Currently, JUMP_TABLES_IN_TEXT_SECTION must be defined in order to
210 keep switch tables in the text section. */
211
212 #undef JUMP_TABLES_IN_TEXT_SECTION
213 #define JUMP_TABLES_IN_TEXT_SECTION 1
214
215
216 /* Use the default action for outputting the case label. */
217 #undef ASM_OUTPUT_CASE_LABEL
218 #define ASM_RETURN_CASE_JUMP \
219 do \
220 { \
221 if (TARGET_5200) \
222 return "ext%.l %0\n\tjmp %%pc@(2,%0:l)"; \
223 else \
224 return "jmp %%pc@(2,%0:w)"; \
225 } \
226 while (0)
227
228
229 /* This is how to output an assembler line that says to advance the
230 location counter to a multiple of 2**LOG bytes. */
231
232 #undef ASM_OUTPUT_ALIGN
233 #define ASM_OUTPUT_ALIGN(FILE,LOG) \
234 do \
235 { \
236 if ((LOG) > 0) \
237 fprintf ((FILE), "%s%u\n", ALIGN_ASM_OP, 1 << (LOG)); \
238 } \
239 while (0)
240
241
242 /* If defined, a C expression whose value is a string containing the
243 assembler operation to identify the following data as uninitialized global
244 data. */
245
246 #define BSS_SECTION_ASM_OP ".section\t.bss"
247
248
249 /* Like `ASM_OUTPUT_BSS' except takes the required alignment as a
250 separate, explicit argument. If you define this macro, it is used
251 in place of `ASM_OUTPUT_BSS', and gives you more flexibility in
252 handling the required alignment of the variable. The alignment is
253 specified as the number of bits.
254
255 Try to use function `asm_output_aligned_bss' defined in file
256 `varasm.c' when defining this macro. */
257
258 #undef ASM_OUTPUT_ALIGNED_BSS
259 #define ASM_OUTPUT_ALIGNED_BSS(FILE, DECL, NAME, SIZE, ALIGN) \
260 asm_output_aligned_bss (FILE, DECL, NAME, SIZE, ALIGN)
261
262
263 #undef ASM_OUTPUT_COMMON
264 #define ASM_OUTPUT_COMMON(FILE, NAME, SIZE, ROUNDED) \
265 ( fputs (".comm ", (FILE)), \
266 assemble_name ((FILE), (NAME)), \
267 fprintf ((FILE), ",%u\n", (SIZE)))
268
269 #undef ASM_OUTPUT_LOCAL
270 #define ASM_OUTPUT_LOCAL(FILE, NAME, SIZE, ROUNDED) \
271 ( fputs (".lcomm ", (FILE)), \
272 assemble_name ((FILE), (NAME)), \
273 fprintf ((FILE), ",%u\n", (SIZE)))
274
275
276 /* XXX
277 This is the end of the chunk lifted from m68kelf.h */
278
279
280 /* XXX
281 The following chunk is more or less lifted from m68kv4.h.
282 We'd like to just #include that file, but it has not yet
283 been converted to the new include style.
284
285 Should there be a m68kv4-abi.h ?? */
286
287
288 /* Register in which address to store a structure value is passed to a
289 function. The default in m68k.h is a1. For m68k/SVR4 it is a0. */
290
291 #undef STRUCT_VALUE_REGNUM
292 #define STRUCT_VALUE_REGNUM 8
293
294
295 /* Register in which static-chain is passed to a function. The
296 default isn m68k.h is a0, but that is already the struct value
297 regnum. Make it a1 instead. */
298
299 #undef STATIC_CHAIN_REGNUM
300 #define STATIC_CHAIN_REGNUM 9
301
302
303 /* Now to renumber registers for dbx and gdb.
304 We use the Sun-3 convention, which is:
305 floating point registers have numbers 18 to 25, not
306 16 to 23 as they do in the compiler. */
307
308 #undef DBX_REGISTER_NUMBER
309 #define DBX_REGISTER_NUMBER(REGNO) ((REGNO) < 16 ? (REGNO) : (REGNO) + 2)
310
311
312 /* 1 if N is a possible register number for a function value. For
313 m68k/SVR4 allow d0, a0, or fp0 as return registers, for integral,
314 pointer, or floating types, respectively. Reject fp0 if not using
315 a 68881 coprocessor. */
316
317 #undef FUNCTION_VALUE_REGNO_P
318 #define FUNCTION_VALUE_REGNO_P(N) \
319 ((N) == 0 || (N) == 8 || (TARGET_68881 && (N) == 16))
320
321
322 /* Define this to be true when FUNCTION_VALUE_REGNO_P is true for
323 more than one register. */
324
325 #undef NEEDS_UNTYPED_CALL
326 #define NEEDS_UNTYPED_CALL 1
327
328
329 /* Define how to generate (in the callee) the output value of a
330 function and how to find (in the caller) the value returned by a
331 function. VALTYPE is the data type of the value (as a tree). If
332 the precise function being called is known, FUNC is its
333 FUNCTION_DECL; otherwise, FUNC is 0. For m68k/SVR4 generate the
334 result in d0, a0, or fp0 as appropriate. */
335
336 #undef FUNCTION_VALUE
337 #define FUNCTION_VALUE(VALTYPE, FUNC) \
338 (TREE_CODE (VALTYPE) == REAL_TYPE && TARGET_68881 \
339 ? gen_rtx_REG (TYPE_MODE (VALTYPE), 16) \
340 : (POINTER_TYPE_P (VALTYPE) \
341 ? gen_rtx_REG (TYPE_MODE (VALTYPE), 8) \
342 : gen_rtx_REG (TYPE_MODE (VALTYPE), 0)))
343
344
345 /* For compatibility with the large body of existing code which does
346 not always properly declare external functions returning pointer
347 types, the m68k/SVR4 convention is to copy the value returned for
348 pointer functions from a0 to d0 in the function epilogue, so that
349 callers that have neglected to properly declare the callee can
350 still find the correct return value. */
351
352 extern int current_function_returns_pointer;
353 #define FUNCTION_EXTRA_EPILOGUE(FILE, SIZE) \
354 do \
355 { \
356 if (current_function_returns_pointer \
357 && ! find_equiv_reg (0, get_last_insn (), 0, 0, 0, 8, Pmode)) \
358 asm_fprintf (FILE, "\tmove.l %Ra0,%Rd0\n"); \
359 } \
360 while (0)
361
362
363 /* Define how to find the value returned by a library function
364 assuming the value has mode MODE.
365 For m68k/SVR4 look for integer values in d0, pointer values in d0
366 (returned in both d0 and a0), and floating values in fp0. */
367
368 #undef LIBCALL_VALUE
369 #define LIBCALL_VALUE(MODE) \
370 ((((MODE) == SFmode || (MODE) == DFmode || (MODE) == XFmode) \
371 && TARGET_68881) \
372 ? gen_rtx_REG (MODE, 16) \
373 : gen_rtx_REG (MODE, 0))
374
375
376 /* Boundary (in *bits*) on which stack pointer should be aligned.
377 The m68k/SVR4 convention is to keep the stack pointer longword aligned. */
378
379 #undef STACK_BOUNDARY
380 #define STACK_BOUNDARY 32
381
382
383 /* Alignment of field after `int : 0' in a structure.
384 For m68k/SVR4, this is the next longword boundary. */
385
386 #undef EMPTY_FIELD_BOUNDARY
387 #define EMPTY_FIELD_BOUNDARY 32
388
389
390 /* No data type wants to be aligned rounder than this.
391 For m68k/SVR4, some types (doubles for example) are aligned on 8 byte
392 boundaries */
393
394 #undef BIGGEST_ALIGNMENT
395 #define BIGGEST_ALIGNMENT 64
396
397
398 /* In m68k svr4, a symbol_ref rtx can be a valid PIC operand if it is
399 an operand of a function call. */
400
401 #undef LEGITIMATE_PIC_OPERAND_P
402 #define LEGITIMATE_PIC_OPERAND_P(X) \
403 ((! symbolic_operand (X, VOIDmode) \
404 && ! (GET_CODE (X) == CONST_DOUBLE && mem_for_const_double (X) \
405 && GET_CODE (mem_for_const_double (X)) == MEM \
406 && symbolic_operand (XEXP (mem_for_const_double (X), 0), \
407 VOIDmode))) \
408 || (GET_CODE (X) == SYMBOL_REF && SYMBOL_REF_FLAG (X)) \
409 || PCREL_GENERAL_OPERAND_OK)
410
411
412 /* For m68k SVR4, structures are returned using the reentrant
413 technique. */
414
415 #undef PCC_STATIC_STRUCT_RETURN
416
417
418 /* The svr4 ABI for the m68k says that records and unions are returned
419 in memory. */
420
421 #undef DEFAULT_PCC_STRUCT_RETURN
422 #define DEFAULT_PCC_STRUCT_RETURN 1
423
424 /* Output assembler code for a block containing the constant parts
425 of a trampoline, leaving space for the variable parts. */
426
427 /* On m68k svr4, the trampoline is different from the generic version
428 in that we use a1 as the static call chain. */
429
430 #undef TRAMPOLINE_TEMPLATE
431 #define TRAMPOLINE_TEMPLATE(FILE) \
432 { \
433 assemble_aligned_integer (2, GEN_INT (0x227a)); \
434 assemble_aligned_integer (2, GEN_INT (8)); \
435 assemble_aligned_integer (2, GEN_INT (0x2f3a)); \
436 assemble_aligned_integer (2, GEN_INT (8)); \
437 assemble_aligned_integer (2, GEN_INT (0x4e75)); \
438 assemble_aligned_integer (4, const0_rtx); \
439 assemble_aligned_integer (4, const0_rtx); \
440 }
441
442 /* Redefine since we are using a different trampoline */
443 #undef TRAMPOLINE_SIZE
444 #define TRAMPOLINE_SIZE 18
445
446 /* Emit RTL insns to initialize the variable parts of a trampoline.
447 FNADDR is an RTX for the address of the function's pure code.
448 CXT is an RTX for the static chain value for the function. */
449
450 #undef INITIALIZE_TRAMPOLINE
451 #define INITIALIZE_TRAMPOLINE(TRAMP, FNADDR, CXT) \
452 { \
453 emit_move_insn (gen_rtx_MEM (SImode, plus_constant (TRAMP, 10)), CXT); \
454 emit_move_insn (gen_rtx_MEM (SImode, plus_constant (TRAMP, 14)), FNADDR); \
455 }
456
457
458 /* XXX
459 This is the end of the chunk lifted from m68kv4.h */