include/configs/TQM850L.h

   1 /*
   2  * (C) Copyright 2000-2008
   3  * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
   4  *
   5  * See file CREDITS for list of people who contributed to this
   6  * project.
   7  *
   8  * This program is free software; you can redistribute it and/or
   9  * modify it under the terms of the GNU General Public License as
  10  * published by the Free Software Foundation; either version 2 of
  11  * the License, or (at your option) any later version.
  12  *
  13  * This program is distributed in the hope that it will be useful,
  14  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  16  * GNU General Public License for more details.
  17  *
  18  * You should have received a copy of the GNU General Public License
  19  * along with this program; if not, write to the Free Software
  20  * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21  * MA 02111-1307 USA
  22  */
  23
  24 /*
  25  * board/config.h - configuration options, board specific
  26  */
  27
  28 #ifndef __CONFIG_H
  29 #define __CONFIG_H
  30
  31 /*
  32  * High Level Configuration Options
  33  * (easy to change)
  34  */
  35
  36 #define CONFIG_MPC850           1       /* This is a MPC850 CPU         */
  37 #define CONFIG_TQM850L          1       /* ...on a TQM8xxL module       */
  38
  39 #define CONFIG_SYS_TEXT_BASE    0x40000000
  40
  41 #define CONFIG_8xx_CONS_SMC1    1       /* Console is on SMC1           */
  42 #define CONFIG_SYS_SMC_RXBUFLEN 128
  43 #define CONFIG_SYS_MAXIDLE      10
  44 #define CONFIG_BAUDRATE         115200  /* console baudrate = 115kbps   */
  45
  46 #define CONFIG_BOOTCOUNT_LIMIT
  47
  48 #define CONFIG_BOOTDELAY        5       /* autoboot after 5 seconds     */
  49
  50 #define CONFIG_BOARD_TYPES      1       /* support board types          */
  51
  52 #define CONFIG_PREBOOT  "echo;echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;echo"
  53
  54 #undef  CONFIG_BOOTARGS
  55
  56 #define CONFIG_EXTRA_ENV_SETTINGS                                       \
  57         "netdev=eth0\0"                                                 \
  58         "nfsargs=setenv bootargs root=/dev/nfs rw "                     \
  59                 "nfsroot=${serverip}:${rootpath}\0"                     \
  60         "ramargs=setenv bootargs root=/dev/ram rw\0"                    \
  61         "addip=setenv bootargs ${bootargs} "                            \
  62                 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}"      \
  63                 ":${hostname}:${netdev}:off panic=1\0"                  \
  64         "flash_nfs=run nfsargs addip;"                                  \
  65                 "bootm ${kernel_addr}\0"                                \
  66         "flash_self=run ramargs addip;"                                 \
  67                 "bootm ${kernel_addr} ${ramdisk_addr}\0"                \
  68         "net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0"     \
  69         "rootpath=/opt/eldk/ppc_8xx\0"                                  \
  70         "hostname=TQM850L\0"                                            \
  71         "bootfile=TQM850L/uImage\0"                                     \
  72         "fdt_addr=40040000\0"                                           \
  73         "kernel_addr=40060000\0"                                        \
  74         "ramdisk_addr=40200000\0"                                       \
  75         "u-boot=TQM850L/u-image.bin\0"                                  \
  76         "load=tftp 200000 ${u-boot}\0"                                  \
  77         "update=prot off 40000000 +${filesize};"                        \
  78                 "era 40000000 +${filesize};"                            \
  79                 "cp.b 200000 40000000 ${filesize};"                     \
  80                 "sete filesize;save\0"                                  \
  81         ""
  82 #define CONFIG_BOOTCOMMAND      "run flash_self"
  83
  84 #define CONFIG_LOADS_ECHO       1       /* echo on for serial download  */
  85 #undef  CONFIG_SYS_LOADS_BAUD_CHANGE            /* don't allow baudrate change  */
  86
  87 #undef  CONFIG_WATCHDOG                 /* watchdog disabled            */
  88
  89 #define CONFIG_STATUS_LED       1       /* Status LED enabled           */
  90
  91 #undef  CONFIG_CAN_DRIVER               /* CAN Driver support disabled  */
  92
  93 /*
  94  * BOOTP options
  95  */
  96 #define CONFIG_BOOTP_SUBNETMASK
  97 #define CONFIG_BOOTP_GATEWAY
  98 #define CONFIG_BOOTP_HOSTNAME
  99 #define CONFIG_BOOTP_BOOTPATH
 100 #define CONFIG_BOOTP_BOOTFILESIZE
 101
 102
 103 #define CONFIG_MAC_PARTITION
 104 #define CONFIG_DOS_PARTITION
 105
 106 #define CONFIG_RTC_MPC8xx               /* use internal RTC of MPC8xx   */
 107
 108 /*
 109  * Command line configuration.
 110  */
 111 #include <config_cmd_default.h>
 112
 113 #define CONFIG_CMD_ASKENV
 114 #define CONFIG_CMD_DATE
 115 #define CONFIG_CMD_DHCP
 116 #define CONFIG_CMD_ELF
 117 #define CONFIG_CMD_EXT2
 118 #define CONFIG_CMD_IDE
 119 #define CONFIG_CMD_JFFS2
 120 #define CONFIG_CMD_NFS
 121 #define CONFIG_CMD_SNTP
 122
 123
 124 #define CONFIG_NETCONSOLE
 125
 126 /*
 127  * Miscellaneous configurable options
 128  */
 129 #define CONFIG_SYS_LONGHELP                     /* undef to save memory         */
 130 #define CONFIG_SYS_PROMPT               "=> "   /* Monitor Command Prompt       */
 131
 132 #define CONFIG_CMDLINE_EDITING  1       /* add command line history     */
 133 #define CONFIG_SYS_HUSH_PARSER          1       /* Use the HUSH parser          */
 134
 135 #if defined(CONFIG_CMD_KGDB)
 136 #define CONFIG_SYS_CBSIZE               1024    /* Console I/O Buffer Size      */
 137 #else
 138 #define CONFIG_SYS_CBSIZE               256     /* Console I/O Buffer Size      */
 139 #endif
 140 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
 141 #define CONFIG_SYS_MAXARGS              16      /* max number of command args   */
 142 #define CONFIG_SYS_BARGSIZE     CONFIG_SYS_CBSIZE       /* Boot Argument Buffer Size    */
 143
 144 #define CONFIG_SYS_MEMTEST_START        0x0400000       /* memtest works on     */
 145 #define CONFIG_SYS_MEMTEST_END          0x0C00000       /* 4 ... 12 MB in DRAM  */
 146
 147 #define CONFIG_SYS_LOAD_ADDR            0x100000        /* default load address */
 148
 149 #define CONFIG_SYS_HZ                   1000    /* decrementer freq: 1 ms ticks */
 150
 151 /*
 152  * Low Level Configuration Settings
 153  * (address mappings, register initial values, etc.)
 154  * You should know what you are doing if you make changes here.
 155  */
 156 /*-----------------------------------------------------------------------
 157  * Internal Memory Mapped Register
 158  */
 159 #define CONFIG_SYS_IMMR         0xFFF00000
 160
 161 /*-----------------------------------------------------------------------
 162  * Definitions for initial stack pointer and data area (in DPRAM)
 163  */
 164 #define CONFIG_SYS_INIT_RAM_ADDR        CONFIG_SYS_IMMR
 165 #define CONFIG_SYS_INIT_RAM_SIZE        0x2F00  /* Size of used area in DPRAM   */
 166 #define CONFIG_SYS_GBL_DATA_OFFSET      (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
 167 #define CONFIG_SYS_INIT_SP_OFFSET       CONFIG_SYS_GBL_DATA_OFFSET
 168
 169 /*-----------------------------------------------------------------------
 170  * Start addresses for the final memory configuration
 171  * (Set up by the startup code)
 172  * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
 173  */
 174 #define CONFIG_SYS_SDRAM_BASE           0x00000000
 175 #define CONFIG_SYS_FLASH_BASE           0x40000000
 176 #define CONFIG_SYS_MONITOR_LEN          (256 << 10)     /* Reserve 256 kB for Monitor   */
 177 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
 178 #define CONFIG_SYS_MALLOC_LEN           (128 << 10)     /* Reserve 128 kB for malloc()  */
 179
 180 /*
 181  * For booting Linux, the board info and command line data
 182  * have to be in the first 8 MB of memory, since this is
 183  * the maximum mapped by the Linux kernel during initialization.
 184  */
 185 #define CONFIG_SYS_BOOTMAPSZ            (8 << 20)       /* Initial Memory map for Linux */
 186
 187 /*-----------------------------------------------------------------------
 188  * FLASH organization
 189  */
 190
 191 /* use CFI flash driver */
 192 #define CONFIG_SYS_FLASH_CFI            1       /* Flash is CFI conformant */
 193 #define CONFIG_FLASH_CFI_DRIVER 1       /* Use the common driver */
 194 #define CONFIG_SYS_FLASH_BANKS_LIST     { CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FLASH_BASE+flash_info[0].size }
 195 #define CONFIG_SYS_FLASH_EMPTY_INFO
 196 #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE       1
 197 #define CONFIG_SYS_MAX_FLASH_BANKS      2       /* max number of memory banks */
 198 #define CONFIG_SYS_MAX_FLASH_SECT       71      /* max number of sectors on one chip */
 199
 200 #define CONFIG_ENV_IS_IN_FLASH  1
 201 #define CONFIG_ENV_OFFSET               0x8000  /*   Offset   of Environment Sector     */
 202 #define CONFIG_ENV_SIZE         0x4000  /* Total Size of Environment Sector     */
 203
 204 /* Address and size of Redundant Environment Sector     */
 205 #define CONFIG_ENV_OFFSET_REDUND        (CONFIG_ENV_OFFSET+CONFIG_ENV_SIZE)
 206 #define CONFIG_ENV_SIZE_REDUND  (CONFIG_ENV_SIZE)
 207
 208 #define CONFIG_SYS_USE_PPCENV                   /* Environment embedded in sect .ppcenv */
 209
 210 #define CONFIG_MISC_INIT_R              /* Make sure to remap flashes correctly */
 211
 212 /*-----------------------------------------------------------------------
 213  * Dynamic MTD partition support
 214  */
 215 #define CONFIG_CMD_MTDPARTS
 216 #define CONFIG_MTD_DEVICE               /* needed for mtdparts commands */
 217 #define CONFIG_FLASH_CFI_MTD
 218 #define MTDIDS_DEFAULT          "nor0=TQM8xxL-0"
 219
 220 #define MTDPARTS_DEFAULT        "mtdparts=TQM8xxL-0:256k(u-boot),"      \
 221                                                 "128k(dtb),"            \
 222                                                 "1664k(kernel),"        \
 223                                                 "2m(rootfs),"           \
 224                                                 "4m(data)"
 225
 226 /*-----------------------------------------------------------------------
 227  * Hardware Information Block
 228  */
 229 #define CONFIG_SYS_HWINFO_OFFSET        0x0003FFC0      /* offset of HW Info block */
 230 #define CONFIG_SYS_HWINFO_SIZE          0x00000040      /* size   of HW Info block */
 231 #define CONFIG_SYS_HWINFO_MAGIC 0x54514D38      /* 'TQM8' */
 232
 233 /*-----------------------------------------------------------------------
 234  * Cache Configuration
 235  */
 236 #define CONFIG_SYS_CACHELINE_SIZE       16      /* For all MPC8xx CPUs                  */
 237 #if defined(CONFIG_CMD_KGDB)
 238 #define CONFIG_SYS_CACHELINE_SHIFT      4       /* log base 2 of the above value        */
 239 #endif
 240
 241 /*-----------------------------------------------------------------------
 242  * SYPCR - System Protection Control                            11-9
 243  * SYPCR can only be written once after reset!
 244  *-----------------------------------------------------------------------
 245  * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
 246  */
 247 #if defined(CONFIG_WATCHDOG)
 248 #define CONFIG_SYS_SYPCR        (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
 249                          SYPCR_SWE  | SYPCR_SWRI| SYPCR_SWP)
 250 #else
 251 #define CONFIG_SYS_SYPCR        (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
 252 #endif
 253
 254 /*-----------------------------------------------------------------------
 255  * SIUMCR - SIU Module Configuration                            11-6
 256  *-----------------------------------------------------------------------
 257  * PCMCIA config., multi-function pin tri-state
 258  */
 259 #ifndef CONFIG_CAN_DRIVER
 260 #define CONFIG_SYS_SIUMCR       (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
 261 #else   /* we must activate GPL5 in the SIUMCR for CAN */
 262 #define CONFIG_SYS_SIUMCR       (SIUMCR_DBGC11 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
 263 #endif  /* CONFIG_CAN_DRIVER */
 264
 265 /*-----------------------------------------------------------------------
 266  * TBSCR - Time Base Status and Control                         11-26
 267  *-----------------------------------------------------------------------
 268  * Clear Reference Interrupt Status, Timebase freezing enabled
 269  */
 270 #define CONFIG_SYS_TBSCR        (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
 271
 272 /*-----------------------------------------------------------------------
 273  * RTCSC - Real-Time Clock Status and Control Register          11-27
 274  *-----------------------------------------------------------------------
 275  */
 276 #define CONFIG_SYS_RTCSC        (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)
 277
 278 /*-----------------------------------------------------------------------
 279  * PISCR - Periodic Interrupt Status and Control                11-31
 280  *-----------------------------------------------------------------------
 281  * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
 282  */
 283 #define CONFIG_SYS_PISCR        (PISCR_PS | PISCR_PITF)
 284
 285 /*-----------------------------------------------------------------------
 286  * PLPRCR - PLL, Low-Power, and Reset Control Register          15-30
 287  *-----------------------------------------------------------------------
 288  * Reset PLL lock status sticky bit, timer expired status bit and timer
 289  * interrupt status bit
 290  */
 291 #define CONFIG_SYS_PLPRCR       (PLPRCR_SPLSS | PLPRCR_TEXPS | PLPRCR_TMIST)
 292
 293 /*-----------------------------------------------------------------------
 294  * SCCR - System Clock and reset Control Register               15-27
 295  *-----------------------------------------------------------------------
 296  * Set clock output, timebase and RTC source and divider,
 297  * power management and some other internal clocks
 298  */
 299 #define SCCR_MASK       SCCR_EBDF11
 300 #define CONFIG_SYS_SCCR (SCCR_COM00   | SCCR_DFSYNC00 | SCCR_DFBRG00  | \
 301                          SCCR_DFNL000 | SCCR_DFNH000  | SCCR_DFLCD000 | \
 302                          SCCR_DFALCD00)
 303
 304 /*-----------------------------------------------------------------------
 305  * PCMCIA stuff
 306  *-----------------------------------------------------------------------
 307  *
 308  */
 309 #define CONFIG_SYS_PCMCIA_MEM_ADDR      (0xE0000000)
 310 #define CONFIG_SYS_PCMCIA_MEM_SIZE      ( 64 << 20 )
 311 #define CONFIG_SYS_PCMCIA_DMA_ADDR      (0xE4000000)
 312 #define CONFIG_SYS_PCMCIA_DMA_SIZE      ( 64 << 20 )
 313 #define CONFIG_SYS_PCMCIA_ATTRB_ADDR    (0xE8000000)
 314 #define CONFIG_SYS_PCMCIA_ATTRB_SIZE    ( 64 << 20 )
 315 #define CONFIG_SYS_PCMCIA_IO_ADDR       (0xEC000000)
 316 #define CONFIG_SYS_PCMCIA_IO_SIZE       ( 64 << 20 )
 317
 318 /*-----------------------------------------------------------------------
 319  * IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter)
 320  *-----------------------------------------------------------------------
 321  */
 322
 323 #define CONFIG_IDE_8xx_PCCARD   1       /* Use IDE with PC Card Adapter */
 324
 325 #undef  CONFIG_IDE_8xx_DIRECT           /* Direct IDE    not supported  */
 326 #undef  CONFIG_IDE_LED                  /* LED   for ide not supported  */
 327 #undef  CONFIG_IDE_RESET                /* reset for ide not supported  */
 328
 329 #define CONFIG_SYS_IDE_MAXBUS           1       /* max. 1 IDE bus               */
 330 #define CONFIG_SYS_IDE_MAXDEVICE        1       /* max. 1 drive per IDE bus     */
 331
 332 #define CONFIG_SYS_ATA_IDE0_OFFSET      0x0000
 333
 334 #define CONFIG_SYS_ATA_BASE_ADDR        CONFIG_SYS_PCMCIA_MEM_ADDR
 335
 336 /* Offset for data I/O                  */
 337 #define CONFIG_SYS_ATA_DATA_OFFSET      (CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
 338
 339 /* Offset for normal register accesses  */
 340 #define CONFIG_SYS_ATA_REG_OFFSET       (2 * CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
 341
 342 /* Offset for alternate registers       */
 343 #define CONFIG_SYS_ATA_ALT_OFFSET       0x0100
 344
 345 /*-----------------------------------------------------------------------
 346  *
 347  *-----------------------------------------------------------------------
 348  *
 349  */
 350 #define CONFIG_SYS_DER  0
 351
 352 /*
 353  * Init Memory Controller:
 354  *
 355  * BR0/1 and OR0/1 (FLASH)
 356  */
 357
 358 #define FLASH_BASE0_PRELIM      0x40000000      /* FLASH bank #0        */
 359 #define FLASH_BASE1_PRELIM      0x60000000      /* FLASH bank #0        */
 360
 361 /* used to re-map FLASH both when starting from SRAM or FLASH:
 362  * restrict access enough to keep SRAM working (if any)
 363  * but not too much to meddle with FLASH accesses
 364  */
 365 #define CONFIG_SYS_REMAP_OR_AM          0x80000000      /* OR addr mask */
 366 #define CONFIG_SYS_PRELIM_OR_AM 0xE0000000      /* OR addr mask */
 367
 368 /*
 369  * FLASH timing:
 370  */
 371 #define CONFIG_SYS_OR_TIMING_FLASH      (OR_ACS_DIV1  | OR_TRLX | OR_CSNT_SAM | \
 372                                  OR_SCY_3_CLK | OR_EHTR | OR_BI)
 373
 374 #define CONFIG_SYS_OR0_REMAP    (CONFIG_SYS_REMAP_OR_AM  | CONFIG_SYS_OR_TIMING_FLASH)
 375 #define CONFIG_SYS_OR0_PRELIM   (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
 376 #define CONFIG_SYS_BR0_PRELIM   ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_V )
 377
 378 #define CONFIG_SYS_OR1_REMAP    CONFIG_SYS_OR0_REMAP
 379 #define CONFIG_SYS_OR1_PRELIM   CONFIG_SYS_OR0_PRELIM
 380 #define CONFIG_SYS_BR1_PRELIM   ((FLASH_BASE1_PRELIM & BR_BA_MSK) | BR_V )
 381
 382 /*
 383  * BR2/3 and OR2/3 (SDRAM)
 384  *
 385  */
 386 #define SDRAM_BASE2_PRELIM      0x00000000      /* SDRAM bank #0        */
 387 #define SDRAM_BASE3_PRELIM      0x20000000      /* SDRAM bank #1        */
 388 #define SDRAM_MAX_SIZE          0x04000000      /* max 64 MB per bank   */
 389
 390 /* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care)      */
 391 #define CONFIG_SYS_OR_TIMING_SDRAM      0x00000A00
 392
 393 #define CONFIG_SYS_OR2_PRELIM   (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_SDRAM )
 394 #define CONFIG_SYS_BR2_PRELIM   ((SDRAM_BASE2_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
 395
 396 #ifndef CONFIG_CAN_DRIVER
 397 #define CONFIG_SYS_OR3_PRELIM   CONFIG_SYS_OR2_PRELIM
 398 #define CONFIG_SYS_BR3_PRELIM   ((SDRAM_BASE3_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
 399 #else   /* CAN uses CS3#, so we can have only one SDRAM bank anyway */
 400 #define CONFIG_SYS_CAN_BASE             0xC0000000      /* CAN mapped at 0xC0000000     */
 401 #define CONFIG_SYS_CAN_OR_AM            0xFFFF8000      /* 32 kB address mask           */
 402 #define CONFIG_SYS_OR3_CAN              (CONFIG_SYS_CAN_OR_AM | OR_G5LA | OR_BI)
 403 #define CONFIG_SYS_BR3_CAN              ((CONFIG_SYS_CAN_BASE & BR_BA_MSK) | \
 404                                         BR_PS_8 | BR_MS_UPMB | BR_V )
 405 #endif  /* CONFIG_CAN_DRIVER */
 406
 407 /*
 408  * Memory Periodic Timer Prescaler
 409  *
 410  * The Divider for PTA (refresh timer) configuration is based on an
 411  * example SDRAM configuration (64 MBit, one bank). The adjustment to
 412  * the number of chip selects (NCS) and the actually needed refresh
 413  * rate is done by setting MPTPR.
 414  *
 415  * PTA is calculated from
 416  *      PTA = (gclk * Trefresh) / ((2 ^ (2 * DFBRG)) * PTP * NCS)
 417  *
 418  *      gclk      CPU clock (not bus clock!)
 419  *      Trefresh  Refresh cycle * 4 (four word bursts used)
 420  *
 421  * 4096  Rows from SDRAM example configuration
 422  * 1000  factor s -> ms
 423  *   32  PTP (pre-divider from MPTPR) from SDRAM example configuration
 424  *    4  Number of refresh cycles per period
 425  *   64  Refresh cycle in ms per number of rows
 426  * --------------------------------------------
 427  * Divider = 4096 * 32 * 1000 / (4 * 64) = 512000
 428  *
 429  * 50 MHz => 50.000.000 / Divider =  98
 430  * 66 Mhz => 66.000.000 / Divider = 129
 431  * 80 Mhz => 80.000.000 / Divider = 156
 432  */
 433
 434 #define CONFIG_SYS_PTA_PER_CLK  ((4096 * 32 * 1000) / (4 * 64))
 435 #define CONFIG_SYS_MAMR_PTA     98
 436
 437 /*
 438  * For 16 MBit, refresh rates could be 31.3 us
 439  * (= 64 ms / 2K = 125 / quad bursts).
 440  * For a simpler initialization, 15.6 us is used instead.
 441  *
 442  * #define CONFIG_SYS_MPTPR_2BK_2K      MPTPR_PTP_DIV32         for 2 banks
 443  * #define CONFIG_SYS_MPTPR_1BK_2K      MPTPR_PTP_DIV64         for 1 bank
 444  */
 445 #define CONFIG_SYS_MPTPR_2BK_4K MPTPR_PTP_DIV16         /* setting for 2 banks  */
 446 #define CONFIG_SYS_MPTPR_1BK_4K MPTPR_PTP_DIV32         /* setting for 1 bank   */
 447
 448 /* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit         */
 449 #define CONFIG_SYS_MPTPR_2BK_8K MPTPR_PTP_DIV8          /* setting for 2 banks  */
 450 #define CONFIG_SYS_MPTPR_1BK_8K MPTPR_PTP_DIV16         /* setting for 1 bank   */
 451
 452 /*
 453  * MAMR settings for SDRAM
 454  */
 455
 456 /* 8 column SDRAM */
 457 #define CONFIG_SYS_MAMR_8COL    ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT)  | MAMR_PTAE       |   \
 458                          MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 |   \
 459                          MAMR_RLFA_1X    | MAMR_WLFA_1X    | MAMR_TLFA_4X)
 460 /* 9 column SDRAM */
 461 #define CONFIG_SYS_MAMR_9COL    ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT)  | MAMR_PTAE       |   \
 462                          MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 |   \
 463                          MAMR_RLFA_1X    | MAMR_WLFA_1X    | MAMR_TLFA_4X)
 464
 465 /* pass open firmware flat tree */
 466 #define CONFIG_OF_LIBFDT        1
 467 #define CONFIG_OF_BOARD_SETUP   1
 468 #define CONFIG_HWCONFIG         1
 469
 470 #endif  /* __CONFIG_H */