]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/atngw100.h
Merge branch 'master' of git://www.denx.de/git/u-boot-imx
[people/ms/u-boot.git] / include / configs / atngw100.h
1 /*
2 * Copyright (C) 2006 Atmel Corporation
3 *
4 * Configuration settings for the AVR32 Network Gateway
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8 #ifndef __CONFIG_H
9 #define __CONFIG_H
10
11 #include <asm/arch/hardware.h>
12
13 #define CONFIG_AT32AP
14 #define CONFIG_AT32AP7000
15 #define CONFIG_ATNGW100
16
17 #define CONFIG_BOARD_EARLY_INIT_R
18
19 /*
20 * Set up the PLL to run at 140 MHz, the CPU to run at the PLL
21 * frequency, the HSB and PBB busses to run at 1/2 the PLL frequency
22 * and the PBA bus to run at 1/4 the PLL frequency.
23 */
24 #define CONFIG_PLL
25 #define CONFIG_SYS_POWER_MANAGER
26 #define CONFIG_SYS_OSC0_HZ 20000000
27 #define CONFIG_SYS_PLL0_DIV 1
28 #define CONFIG_SYS_PLL0_MUL 7
29 #define CONFIG_SYS_PLL0_SUPPRESS_CYCLES 16
30 #define CONFIG_SYS_CLKDIV_CPU 0
31 #define CONFIG_SYS_CLKDIV_HSB 1
32 #define CONFIG_SYS_CLKDIV_PBA 2
33 #define CONFIG_SYS_CLKDIV_PBB 1
34
35 /* Reserve VM regions for SDRAM and NOR flash */
36 #define CONFIG_SYS_NR_VM_REGIONS 2
37
38 /*
39 * The PLLOPT register controls the PLL like this:
40 * icp = PLLOPT<2>
41 * ivco = PLLOPT<1:0>
42 *
43 * We want icp=1 (default) and ivco=0 (80-160 MHz) or ivco=2 (150-240MHz).
44 */
45 #define CONFIG_SYS_PLL0_OPT 0x04
46
47 #define CONFIG_USART_BASE ATMEL_BASE_USART1
48 #define CONFIG_USART_ID 1
49 /* User serviceable stuff */
50
51 #define CONFIG_CMDLINE_TAG
52 #define CONFIG_SETUP_MEMORY_TAGS
53 #define CONFIG_INITRD_TAG
54
55 #define CONFIG_STACKSIZE (2048)
56
57 #define CONFIG_BOOTARGS \
58 "console=ttyS0 root=/dev/mtdblock1 rootfstype=jffs2"
59 #define CONFIG_BOOTCOMMAND \
60 "fsload; bootm"
61
62
63 /*
64 * After booting the board for the first time, new ethernet addresses
65 * should be generated and assigned to the environment variables
66 * "ethaddr" and "eth1addr". This is normally done during production.
67 */
68 #define CONFIG_OVERWRITE_ETHADDR_ONCE
69
70 /*
71 * BOOTP/DHCP options
72 */
73 #define CONFIG_BOOTP_SUBNETMASK
74 #define CONFIG_BOOTP_GATEWAY
75
76 /*
77 * Command line configuration.
78 */
79 #define CONFIG_CMD_JFFS2
80
81 #define CONFIG_ATMEL_USART
82 #define CONFIG_MACB
83 #define CONFIG_PORTMUX_PIO
84 #define CONFIG_SYS_NR_PIOS 5
85 #define CONFIG_SYS_HSDRAMC
86 #define CONFIG_GENERIC_ATMEL_MCI
87 #define CONFIG_ATMEL_SPI
88
89 #define CONFIG_SYS_DCACHE_LINESZ 32
90 #define CONFIG_SYS_ICACHE_LINESZ 32
91
92 #define CONFIG_NR_DRAM_BANKS 1
93
94 #define CONFIG_SYS_FLASH_CFI
95 #define CONFIG_FLASH_CFI_DRIVER
96
97 #define CONFIG_SYS_FLASH_BASE 0x00000000
98 #define CONFIG_SYS_FLASH_SIZE 0x800000
99 #define CONFIG_SYS_MAX_FLASH_BANKS 1
100 #define CONFIG_SYS_MAX_FLASH_SECT 135
101
102 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
103 #define CONFIG_SYS_TEXT_BASE 0x00000000
104
105 #define CONFIG_SYS_INTRAM_BASE INTERNAL_SRAM_BASE
106 #define CONFIG_SYS_INTRAM_SIZE INTERNAL_SRAM_SIZE
107 #define CONFIG_SYS_SDRAM_BASE EBI_SDRAM_BASE
108
109 #define CONFIG_ENV_IS_IN_FLASH
110 #define CONFIG_ENV_SIZE 65536
111 #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_FLASH_SIZE - CONFIG_ENV_SIZE)
112
113 #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INTRAM_BASE + CONFIG_SYS_INTRAM_SIZE)
114
115 #define CONFIG_SYS_MALLOC_LEN (256*1024)
116
117 /* Allow 4MB for the kernel run-time image */
118 #define CONFIG_SYS_LOAD_ADDR (EBI_SDRAM_BASE + 0x00400000)
119 #define CONFIG_SYS_BOOTPARAMS_LEN (16 * 1024)
120
121 /* Other configuration settings that shouldn't have to change all that often */
122 #define CONFIG_SYS_CBSIZE 256
123 #define CONFIG_SYS_MAXARGS 16
124 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
125 #define CONFIG_SYS_LONGHELP
126
127 #define CONFIG_SYS_MEMTEST_START EBI_SDRAM_BASE
128 #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x1f00000)
129
130 #define CONFIG_SYS_BAUDRATE_TABLE { 115200, 38400, 19200, 9600, 2400 }
131
132 #endif /* __CONFIG_H */