]> git.ipfire.org Git - thirdparty/u-boot.git/blob - include/configs/ax25-ae350.h
env: Finish migration of common ENV options
[thirdparty/u-boot.git] / include / configs / ax25-ae350.h
1 /* SPDX-License-Identifier: GPL-2.0+ */
2 /*
3 * Copyright (C) 2017 Andes Technology Corporation
4 * Rick Chen, Andes Technology Corporation <rick@andestech.com>
5 */
6
7 #ifndef __CONFIG_H
8 #define __CONFIG_H
9
10 /*
11 * CPU and Board Configuration Options
12 */
13 #define CONFIG_BOOTP_SEND_HOSTNAME
14
15 /*
16 * Miscellaneous configurable options
17 */
18 #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
19
20 /*
21 * Print Buffer Size
22 */
23 #define CONFIG_SYS_PBSIZE \
24 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
25
26 /*
27 * max number of command args
28 */
29 #define CONFIG_SYS_MAXARGS 16
30
31 /*
32 * Boot Argument Buffer Size
33 */
34 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
35
36 /*
37 * Size of malloc() pool
38 * 512kB is suggested, (CONFIG_ENV_SIZE + 128 * 1024) was not enough
39 */
40 #define CONFIG_SYS_MALLOC_LEN (512 << 10)
41
42 /* DT blob (fdt) address */
43 #define CONFIG_SYS_FDT_BASE 0x800f0000
44
45 /*
46 * Physical Memory Map
47 */
48 #define PHYS_SDRAM_0 0x00000000 /* SDRAM Bank #1 */
49 #define PHYS_SDRAM_1 \
50 (PHYS_SDRAM_0 + PHYS_SDRAM_0_SIZE) /* SDRAM Bank #2 */
51 #define PHYS_SDRAM_0_SIZE 0x20000000 /* 512 MB */
52 #define PHYS_SDRAM_1_SIZE 0x20000000 /* 512 MB */
53 #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_0
54
55 /*
56 * Serial console configuration
57 */
58 #define CONFIG_SYS_NS16550_SERIAL
59 #ifndef CONFIG_DM_SERIAL
60 #define CONFIG_SYS_NS16550_REG_SIZE -4
61 #endif
62 #define CONFIG_SYS_NS16550_CLK 19660800
63
64 /* Init Stack Pointer */
65 #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x1000000 - \
66 GENERATED_GBL_DATA_SIZE)
67
68 /*
69 * Load address and memory test area should agree with
70 * arch/riscv/config.mk. Be careful not to overwrite U-Boot itself.
71 */
72 #define CONFIG_SYS_LOAD_ADDR 0x100000 /* SDRAM */
73
74 /*
75 * memtest works on 512 MB in DRAM
76 */
77 #define CONFIG_SYS_MEMTEST_START PHYS_SDRAM_0
78 #define CONFIG_SYS_MEMTEST_END (PHYS_SDRAM_0 + PHYS_SDRAM_0_SIZE)
79
80 /*
81 * FLASH and environment organization
82 */
83
84 /* use CFI framework */
85
86 #define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
87 #define CONFIG_SYS_CFI_FLASH_STATUS_POLL
88
89 /* support JEDEC */
90 #ifdef CONFIG_CFI_FLASH
91 #define CONFIG_SYS_MAX_FLASH_BANKS_DETECT 1
92 #endif/* Do not use CONFIG_FLASH_CFI_LEGACY to detect on board flash */
93 #define PHYS_FLASH_1 0x88000000 /* BANK 0 */
94 #define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
95 #define CONFIG_SYS_FLASH_BANKS_LIST { PHYS_FLASH_1, }
96 #define CONFIG_SYS_MONITOR_BASE PHYS_FLASH_1
97
98 #define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* TO for Flash Erase (ms) */
99 #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* TO for Flash Write (ms) */
100
101 /* max number of memory banks */
102 /*
103 * There are 4 banks supported for this Controller,
104 * but we have only 1 bank connected to flash on board
105 */
106 #ifndef CONFIG_SYS_MAX_FLASH_BANKS_DETECT
107 #define CONFIG_SYS_MAX_FLASH_BANKS 1
108 #endif
109 #define CONFIG_SYS_FLASH_BANKS_SIZES {0x4000000}
110
111 /* max number of sectors on one chip */
112 #define CONFIG_FLASH_SECTOR_SIZE (0x10000*2)
113 #define CONFIG_SYS_MAX_FLASH_SECT 512
114
115 /* environments */
116 #define CONFIG_ENV_OVERWRITE
117
118 /* SPI FLASH */
119
120 /*
121 * For booting Linux, the board info and command line data
122 * have to be in the first 16 MB of memory, since this is
123 * the maximum mapped by the Linux kernel during initialization.
124 */
125
126 /* Initial Memory map for Linux*/
127 #define CONFIG_SYS_BOOTMAPSZ (64 << 20)
128 /* Increase max gunzip size */
129 #define CONFIG_SYS_BOOTM_LEN (64 << 20)
130
131 /* When we use RAM as ENV */
132
133 /* Enable distro boot */
134 #define BOOT_TARGET_DEVICES(func) \
135 func(MMC, mmc, 0) \
136 func(DHCP, dhcp, na)
137 #include <config_distro_bootcmd.h>
138
139 #define CONFIG_EXTRA_ENV_SETTINGS \
140 "kernel_addr_r=0x00080000\0" \
141 "pxefile_addr_r=0x01f00000\0" \
142 "scriptaddr=0x01f00000\0" \
143 "fdt_addr_r=0x02000000\0" \
144 "ramdisk_addr_r=0x02800000\0" \
145 BOOTENV
146
147 #endif /* __CONFIG_H */