]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/cm4008.h
Add "GPL cleanup" task to feature-removal-schedule.txt
[people/ms/u-boot.git] / include / configs / cm4008.h
1 /*
2 * (C) Copyright 2004
3 * Greg Ungerer <greg.ungerer@opengear.com>.
4 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
24 #ifndef __CONFIG_H
25 #define __CONFIG_H
26
27 /*
28 * High Level Configuration Options
29 * (easy to change)
30 */
31 #define CONFIG_KS8695 1 /* it is a KS8695 CPU */
32 #define CONFIG_CM4008 1 /* it is an OpenGear CM4008 boad */
33
34 #undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
35
36 #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
37 #define CONFIG_SETUP_MEMORY_TAGS 1
38 #define CONFIG_INITRD_TAG 1
39
40 #define CONFIG_DRIVER_KS8695ETH /* use KS8695 ethernet driver */
41
42 /*
43 * Size of malloc() pool
44 */
45 #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
46 #define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
47
48 /*
49 * Hardware drivers
50 */
51
52 /*
53 * select serial console configuration
54 */
55 #define CONFIG_ENV_IS_NOWHERE
56 #define CONFIG_KS8695_SERIAL
57 #define CONFIG_SERIAL1
58 #define CONFIG_CONS_INDEX 1
59 #define CONFIG_BAUDRATE 115200
60 #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
61
62
63 /*
64 * BOOTP options
65 */
66 #define CONFIG_BOOTP_BOOTFILESIZE
67 #define CONFIG_BOOTP_BOOTPATH
68 #define CONFIG_BOOTP_GATEWAY
69 #define CONFIG_BOOTP_HOSTNAME
70
71
72 /*
73 * Command line configuration.
74 */
75 #include <config_cmd_default.h>
76
77 #undef CONFIG_CMD_SAVEENV
78
79
80 #define CONFIG_BOOTDELAY 0
81 #define CONFIG_BOOTARGS "mem=16M console=ttyAM0,115200"
82 #define CONFIG_BOOTCOMMAND "gofsk 0x02200000"
83
84 /*
85 * Miscellaneous configurable options
86 */
87 #define CONFIG_SYS_LONGHELP /* undef to save memory */
88 #define CONFIG_SYS_PROMPT "boot > " /* Monitor Command Prompt */
89 #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
90 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
91 #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
92 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
93
94 #define CONFIG_SYS_MEMTEST_START 0x00800000 /* memtest works on */
95 #define CONFIG_SYS_MEMTEST_END 0x01000000 /* 16 MB in DRAM */
96
97 #define CONFIG_SYS_LOAD_ADDR 0x00008000 /* default load address */
98
99 #define CONFIG_SYS_HZ (1000) /* 1ms resolution ticks */
100
101 /*-----------------------------------------------------------------------
102 * Stack sizes
103 *
104 * The stack sizes are set up in start.S using the settings below
105 */
106 #define CONFIG_STACKSIZE (128*1024) /* regular stack */
107 #ifdef CONFIG_USE_IRQ
108 #define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
109 #define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
110 #endif
111
112 /*-----------------------------------------------------------------------
113 * Physical Memory Map
114 */
115 #define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
116 #define PHYS_SDRAM_1 0x00000000 /* SDRAM Bank #1 */
117 #define PHYS_SDRAM_1_SIZE 0x01000000 /* 16 MB */
118
119 #define PHYS_FLASH_1 0x02000000 /* Flash Bank #1 */
120 #define PHYS_FLASH_SECT_SIZE 0x00020000 /* 128 KB sectors (x1) */
121 #define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
122
123 /*-----------------------------------------------------------------------
124 * FLASH and environment organization
125 */
126 #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of flash banks */
127 #define CONFIG_SYS_MAX_FLASH_SECT (128) /* max number of sectors on one chip */
128
129 /* timeout values are in ticks */
130 #define CONFIG_SYS_FLASH_ERASE_TOUT (20*CONFIG_SYS_HZ) /* Timeout for Flash Erase */
131 #define CONFIG_SYS_FLASH_WRITE_TOUT (20*CONFIG_SYS_HZ) /* Timeout for Flash Write */
132
133 #define CONFIG_ENV_SIZE 0x20000 /* Total Size of Environment */
134
135 #endif /* __CONFIG_H */