]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/cm_t3517.h
8ac41e2cb0aa7cd98495cdf08e339da23ac55d46
[people/ms/u-boot.git] / include / configs / cm_t3517.h
1 /*
2 * (C) Copyright 2013 CompuLab, Ltd.
3 * Author: Igor Grinberg <grinberg@compulab.co.il>
4 *
5 * Configuration settings for the CompuLab CM-T3517 board
6 *
7 * SPDX-License-Identifier: GPL-2.0+
8 */
9
10 #ifndef __CONFIG_H
11 #define __CONFIG_H
12
13 #define CONFIG_SYS_CACHELINE_SIZE 64
14
15 /*
16 * High Level Configuration Options
17 */
18 #define CONFIG_OMAP /* in a TI OMAP core */
19 #define CONFIG_CM_T3517 /* working with CM-T3517 */
20 #define CONFIG_OMAP_COMMON
21 /* Common ARM Erratas */
22 #define CONFIG_ARM_ERRATA_454179
23 #define CONFIG_ARM_ERRATA_430973
24 #define CONFIG_ARM_ERRATA_621766
25
26 #define CONFIG_SYS_TEXT_BASE 0x80008000
27
28 /*
29 * This is needed for the DMA stuff.
30 * Although the default iss 64, we still define it
31 * to be on the safe side once the default is changed.
32 */
33 #define CONFIG_SYS_CACHELINE_SIZE 64
34
35 #define CONFIG_EMIF4 /* The chip has EMIF4 controller */
36
37 #include <asm/arch/cpu.h> /* get chip and board defs */
38 #include <asm/arch/omap.h>
39
40 #define CONFIG_MACH_TYPE MACH_TYPE_CM_T3517
41
42 /*
43 * Display CPU and Board information
44 */
45 #define CONFIG_DISPLAY_CPUINFO
46 #define CONFIG_DISPLAY_BOARDINFO
47
48 /* Clock Defines */
49 #define V_OSCK 26000000 /* Clock output from T2 */
50 #define V_SCLK (V_OSCK >> 1)
51
52 #define CONFIG_MISC_INIT_R
53
54 /*
55 * The early kernel mapping on ARM currently only maps from the base of DRAM
56 * to the end of the kernel image. The kernel is loaded at DRAM base + 0x8000.
57 * The early kernel pagetable uses DRAM base + 0x4000 to DRAM base + 0x8000,
58 * so that leaves DRAM base to DRAM base + 0x4000 available.
59 */
60 #define CONFIG_SYS_BOOTMAPSZ 0x4000
61
62 #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
63 #define CONFIG_SETUP_MEMORY_TAGS
64 #define CONFIG_INITRD_TAG
65 #define CONFIG_REVISION_TAG
66 #define CONFIG_SERIAL_TAG
67
68 /*
69 * Size of malloc() pool
70 */
71 #define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
72 #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (128 << 10))
73
74 /*
75 * Hardware drivers
76 */
77
78 /*
79 * NS16550 Configuration
80 */
81 #define CONFIG_SYS_NS16550_SERIAL
82 #define CONFIG_SYS_NS16550_REG_SIZE (-4)
83 #define CONFIG_SYS_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
84
85 /*
86 * select serial console configuration
87 */
88 #define CONFIG_CONS_INDEX 3
89 #define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
90 #define CONFIG_SERIAL3 3 /* UART3 */
91 #define CONFIG_SYS_CONSOLE_IS_IN_ENV
92
93 /* allow to overwrite serial and ethaddr */
94 #define CONFIG_ENV_OVERWRITE
95 #define CONFIG_BAUDRATE 115200
96 #define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\
97 115200}
98
99 #define CONFIG_OMAP_GPIO
100
101 #define CONFIG_GENERIC_MMC
102 #define CONFIG_MMC
103 #define CONFIG_OMAP_HSMMC
104 #define CONFIG_DOS_PARTITION
105
106 /* USB */
107 #define CONFIG_USB_MUSB_AM35X
108
109 #ifndef CONFIG_USB_MUSB_AM35X
110 #define CONFIG_USB_OMAP3
111 #define CONFIG_USB_EHCI
112 #define CONFIG_USB_EHCI_OMAP
113 #define CONFIG_OMAP_EHCI_PHY1_RESET_GPIO 146
114 #define CONFIG_OMAP_EHCI_PHY2_RESET_GPIO 147
115 #else /* !CONFIG_USB_MUSB_AM35X */
116 #define CONFIG_USB_MUSB_PIO_ONLY
117 #endif /* CONFIG_USB_MUSB_AM35X */
118
119 #define CONFIG_USB_STORAGE
120
121 /* commands to include */
122 #define CONFIG_CMD_CACHE
123 #define CONFIG_CMD_EXT2 /* EXT2 Support */
124 #define CONFIG_CMD_FAT /* FAT support */
125 #define CONFIG_CMD_MTDPARTS /* Enable MTD parts commands */
126 #define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
127 #define CONFIG_MTD_PARTITIONS
128 #define MTDIDS_DEFAULT "nand0=nand"
129 #define MTDPARTS_DEFAULT "mtdparts=nand:512k(x-loader),"\
130 "1920k(u-boot),256k(u-boot-env),"\
131 "4m(kernel),-(fs)"
132
133 #define CONFIG_CMD_MMC /* MMC support */
134 #define CONFIG_CMD_NAND /* NAND support */
135
136
137 #define CONFIG_SYS_NO_FLASH
138 #define CONFIG_SYS_I2C
139 #define CONFIG_SYS_OMAP24_I2C_SPEED 400000
140 #define CONFIG_SYS_OMAP24_I2C_SLAVE 1
141 #define CONFIG_SYS_I2C_OMAP34XX
142 #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
143 #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
144 #define CONFIG_SYS_I2C_EEPROM_BUS 0
145 #define CONFIG_I2C_MULTI_BUS
146
147 /*
148 * Board NAND Info.
149 */
150 #define CONFIG_NAND_OMAP_GPMC
151 #define CONFIG_SYS_NAND_ADDR NAND_BASE /* physical address */
152 /* to access nand */
153 #define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */
154 /* to access nand at */
155 /* CS0 */
156 #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND */
157 /* devices */
158
159 /* Environment information */
160 #define CONFIG_BOOTDELAY 3
161 #define CONFIG_ZERO_BOOTDELAY_CHECK
162
163 #define CONFIG_EXTRA_ENV_SETTINGS \
164 "loadaddr=0x82000000\0" \
165 "baudrate=115200\0" \
166 "console=ttyO2,115200n8\0" \
167 "netretry=yes\0" \
168 "mpurate=auto\0" \
169 "vram=12M\0" \
170 "dvimode=1024x768MR-16@60\0" \
171 "defaultdisplay=dvi\0" \
172 "mmcdev=0\0" \
173 "mmcroot=/dev/mmcblk0p2 rw rootwait\0" \
174 "mmcrootfstype=ext4\0" \
175 "nandroot=/dev/mtdblock4 rw\0" \
176 "nandrootfstype=ubifs\0" \
177 "mmcargs=setenv bootargs console=${console} " \
178 "mpurate=${mpurate} " \
179 "vram=${vram} " \
180 "omapfb.mode=dvi:${dvimode} " \
181 "omapdss.def_disp=${defaultdisplay} " \
182 "root=${mmcroot} " \
183 "rootfstype=${mmcrootfstype}\0" \
184 "nandargs=setenv bootargs console=${console} " \
185 "mpurate=${mpurate} " \
186 "vram=${vram} " \
187 "omapfb.mode=dvi:${dvimode} " \
188 "omapdss.def_disp=${defaultdisplay} " \
189 "root=${nandroot} " \
190 "rootfstype=${nandrootfstype}\0" \
191 "loadbootscript=fatload mmc ${mmcdev} ${loadaddr} boot.scr\0" \
192 "bootscript=echo Running bootscript from mmc ...; " \
193 "source ${loadaddr}\0" \
194 "loaduimage=fatload mmc ${mmcdev} ${loadaddr} uImage\0" \
195 "mmcboot=echo Booting from mmc ...; " \
196 "run mmcargs; " \
197 "bootm ${loadaddr}\0" \
198 "nandboot=echo Booting from nand ...; " \
199 "run nandargs; " \
200 "nand read ${loadaddr} 2a0000 400000; " \
201 "bootm ${loadaddr}\0" \
202
203 #define CONFIG_CMD_BOOTZ
204 #define CONFIG_BOOTCOMMAND \
205 "mmc dev ${mmcdev}; if mmc rescan; then " \
206 "if run loadbootscript; then " \
207 "run bootscript; " \
208 "else " \
209 "if run loaduimage; then " \
210 "run mmcboot; " \
211 "else run nandboot; " \
212 "fi; " \
213 "fi; " \
214 "else run nandboot; fi"
215
216 /*
217 * Miscellaneous configurable options
218 */
219 #define CONFIG_AUTO_COMPLETE
220 #define CONFIG_CMDLINE_EDITING
221 #define CONFIG_TIMESTAMP
222 #define CONFIG_SYS_AUTOLOAD "no"
223 #define CONFIG_SYS_LONGHELP /* undef to save memory */
224 #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
225 /* Print Buffer Size */
226 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
227 sizeof(CONFIG_SYS_PROMPT) + 16)
228 #define CONFIG_SYS_MAXARGS 32 /* max number of command args */
229 /* Boot Argument Buffer Size */
230 #define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
231
232 #define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0 + 0x02000000)
233
234 /*
235 * AM3517 has 12 GP timers, they can be driven by the system clock
236 * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
237 * This rate is divided by a local divisor.
238 */
239 #define CONFIG_SYS_TIMERBASE (OMAP34XX_GPT2)
240 #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
241 #define CONFIG_SYS_HZ 1000
242
243 /*-----------------------------------------------------------------------
244 * Physical Memory Map
245 */
246 #define CONFIG_NR_DRAM_BANKS 1 /* CM-T3517 DRAM is only on CS0 */
247 #define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
248 #define CONFIG_SYS_CS0_SIZE (256 << 20)
249
250 /*-----------------------------------------------------------------------
251 * FLASH and environment organization
252 */
253
254 /* **** PISMO SUPPORT *** */
255 /* Monitor at start of flash */
256 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
257 #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
258
259 #define CONFIG_ENV_IS_IN_NAND
260 #define SMNAND_ENV_OFFSET 0x260000 /* environment starts here */
261 #define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET
262 #define CONFIG_ENV_ADDR SMNAND_ENV_OFFSET
263
264 #if defined(CONFIG_CMD_NET)
265 #define CONFIG_DRIVER_TI_EMAC
266 #define CONFIG_DRIVER_TI_EMAC_USE_RMII
267 #define CONFIG_MII
268 #define CONFIG_SMC911X
269 #define CONFIG_SMC911X_32_BIT
270 #define CONFIG_SMC911X_BASE (0x2C000000 + (16 << 20))
271 #define CONFIG_ARP_TIMEOUT 200UL
272 #define CONFIG_NET_RETRY_COUNT 5
273 #endif /* CONFIG_CMD_NET */
274
275 /* additions for new relocation code, must be added to all boards */
276 #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
277 #define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
278 #define CONFIG_SYS_INIT_RAM_SIZE 0x800
279 #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
280 CONFIG_SYS_INIT_RAM_SIZE - \
281 GENERATED_GBL_DATA_SIZE)
282
283 /* Status LED */
284 #define CONFIG_STATUS_LED /* Status LED enabled */
285 #define CONFIG_BOARD_SPECIFIC_LED
286 #define CONFIG_GPIO_LED
287 #define GREEN_LED_GPIO 186 /* CM-T3517 Green LED is GPIO186 */
288 #define GREEN_LED_DEV 0
289 #define STATUS_LED_BIT GREEN_LED_GPIO
290 #define STATUS_LED_STATE STATUS_LED_ON
291 #define STATUS_LED_PERIOD (CONFIG_SYS_HZ / 2)
292 #define STATUS_LED_BOOT GREEN_LED_DEV
293
294 /* GPIO banks */
295 #ifdef CONFIG_STATUS_LED
296 #define CONFIG_OMAP3_GPIO_6 /* GPIO186 is in GPIO bank 6 */
297 #endif
298
299 /* Display Configuration */
300 #define CONFIG_OMAP3_GPIO_2
301 #define CONFIG_OMAP3_GPIO_5
302 #define CONFIG_VIDEO_OMAP3
303 #define LCD_BPP LCD_COLOR16
304
305 #define CONFIG_LCD
306 #define CONFIG_SPLASH_SCREEN
307 #define CONFIG_SPLASHIMAGE_GUARD
308 #define CONFIG_CMD_BMP
309 #define CONFIG_BMP_16BPP
310 #define CONFIG_SCF0403_LCD
311
312 #define CONFIG_OMAP3_SPI
313
314 #endif /* __CONFIG_H */