]> git.ipfire.org Git - thirdparty/u-boot.git/blob - include/configs/kontron_pitx_imx8m.h
Convert CONFIG_ETHPRIME to Kconfig
[thirdparty/u-boot.git] / include / configs / kontron_pitx_imx8m.h
1 /* SPDX-License-Identifier: GPL-2.0+ */
2
3 #ifndef __KONTRON_PITX_IMX8M_H
4 #define __KONTRON_PITX_IMX8M_H
5
6 #include <linux/sizes.h>
7 #include <linux/stringify.h>
8 #include <asm/arch/imx-regs.h>
9
10 #define CONFIG_SYS_BOOTM_LEN (32 * SZ_1M)
11
12 #define CONFIG_SPL_MAX_SIZE (124 * SZ_1K)
13 #define CONFIG_SYS_MONITOR_LEN (512 * SZ_1K)
14
15 #ifdef CONFIG_SPL_BUILD
16 #define CONFIG_SPL_STACK 0x187FF0
17 #define CONFIG_SPL_BSS_START_ADDR 0x00180000
18 #define CONFIG_SPL_BSS_MAX_SIZE SZ_8K
19 #define CONFIG_SYS_SPL_MALLOC_START 0x42200000
20 #define CONFIG_SYS_SPL_MALLOC_SIZE SZ_512K
21 #define CONFIG_SYS_SPL_PTE_RAM_BASE 0x41580000
22
23 /* malloc f used before GD_FLG_FULL_MALLOC_INIT set */
24 #define CONFIG_MALLOC_F_ADDR 0x182000
25 /* For RAW image gives a error info not panic */
26 #define CONFIG_SPL_ABORT_ON_RAW_IMAGE
27
28
29 #define CONFIG_POWER_PFUZE100
30 #define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
31 #endif
32
33 /* ENET1 Config */
34 #if defined(CONFIG_CMD_NET)
35 #define CONFIG_FEC_XCV_TYPE RGMII
36 #define CONFIG_FEC_MXC_PHYADDR 0
37 #define FEC_QUIRK_ENET_MAC
38
39 #define IMX_FEC_BASE 0x30BE0000
40 #define PHY_ANEG_TIMEOUT 20000
41
42 #endif
43
44 #define ENV_MEM_LAYOUT_SETTINGS \
45 "kernel_addr_r=0x40880000\0" \
46 "fdt_addr_r=0x43000000\0" \
47 "scriptaddr=0x43500000\0" \
48 "initrd_addr=0x43800000\0" \
49 "pxefile_addr_r=0x43500000\0" \
50 "bootm_size=0x10000000\0" \
51
52 #define BOOT_TARGET_DEVICES(func) \
53 func(MMC, mmc, 0) \
54 func(MMC, mmc, 1) \
55 func(USB, usb, 0) \
56 func(DHCP, dhcp, na) \
57 func(PXE, pxe, 0)
58
59 #include <config_distro_bootcmd.h>
60
61 /* Initial environment variables */
62 #define CONFIG_EXTRA_ENV_SETTINGS \
63 "image=Image\0" \
64 "console=ttymxc2,115200\0" \
65 "boot_fdt=try\0" \
66 "fdtfile=freescale/imx8mq-kontron-pitx-imx8m.dtb\0" \
67 "dfu_alt_info=mmc 0=flash-bin raw 0x42 0x1000 mmcpart 1\0"\
68 ENV_MEM_LAYOUT_SETTINGS \
69 BOOTENV
70
71
72 #define CONFIG_SYS_INIT_RAM_ADDR 0x40000000
73 #define CONFIG_SYS_INIT_RAM_SIZE 0x80000
74 #define CONFIG_SYS_INIT_SP_OFFSET \
75 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
76 #define CONFIG_SYS_INIT_SP_ADDR \
77 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
78
79 #define CONFIG_SYS_SDRAM_BASE 0x40000000
80 #define PHYS_SDRAM 0x40000000
81 #define PHYS_SDRAM_SIZE 0xC0000000 /* 3GB DDR */
82
83 #define CONFIG_MXC_UART_BASE UART3_BASE_ADDR
84
85 #define CONFIG_SYS_FSL_USDHC_NUM 2
86 #define CONFIG_SYS_FSL_ESDHC_ADDR 0
87
88 #endif