]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/qong.h
Remove remnants of obsolete CONFIG_SYS_GBL_DATA_SIZE comments
[people/ms/u-boot.git] / include / configs / qong.h
1 /*
2 * Copyright (C) 2009, Ilya Yanok, Emcraft Systems, <yanok@emcraft.com>
3 *
4 * Configuration settings for the Dave/DENX QongEVB-LITE board.
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License as
8 * published by the Free Software Foundation; either version 2 of
9 * the License, or (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
19 * MA 02111-1307 USA
20 */
21
22 #ifndef __CONFIG_H
23 #define __CONFIG_H
24
25 #include <asm/arch/imx-regs.h>
26
27 /* High Level Configuration Options */
28 #define CONFIG_ARM1136 1 /* This is an arm1136 CPU core */
29 #define CONFIG_MX31 1 /* in a mx31 */
30 #define CONFIG_QONG 1
31 #define CONFIG_MX31_HCLK_FREQ 26000000 /* 26MHz */
32 #define CONFIG_MX31_CLK32 32768
33
34 #define CONFIG_DISPLAY_CPUINFO
35 #define CONFIG_DISPLAY_BOARDINFO
36
37 #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
38 #define CONFIG_SETUP_MEMORY_TAGS 1
39 #define CONFIG_INITRD_TAG 1
40
41 /*
42 * Size of malloc() pool
43 */
44 #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 1024 * 1024)
45
46 /*
47 * Hardware drivers
48 */
49
50 #define CONFIG_MXC_UART 1
51 #define CONFIG_SYS_MX31_UART1 1
52
53 #define CONFIG_MXC_GPIO
54 #define CONFIG_HW_WATCHDOG
55
56 #define CONFIG_MXC_SPI
57 #define CONFIG_DEFAULT_SPI_BUS 1
58 #define CONFIG_DEFAULT_SPI_MODE (SPI_MODE_0 | SPI_CS_HIGH)
59 #define CONFIG_RTC_MC13783
60
61 #define CONFIG_FSL_PMIC
62 #define CONFIG_FSL_PMIC_BUS 1
63 #define CONFIG_FSL_PMIC_CS 0
64 #define CONFIG_FSL_PMIC_CLK 100000
65 #define CONFIG_FSL_PMIC_MODE (SPI_MODE_0 | SPI_CS_HIGH)
66
67 /* FPGA */
68 #define CONFIG_FPGA
69 #define CONFIG_QONG_FPGA 1
70 #define CONFIG_FPGA_BASE (CS1_BASE)
71 #define CONFIG_FPGA_LATTICE
72 #define CONFIG_FPGA_COUNT 1
73
74 #ifdef CONFIG_QONG_FPGA
75 /* Ethernet */
76 #define CONFIG_DNET 1
77 #define CONFIG_DNET_BASE (CS1_BASE + QONG_FPGA_PERIPH_SIZE)
78 #define CONFIG_NET_MULTI 1
79
80 /* Framebuffer and LCD */
81 #define CONFIG_LCD
82 #define CONFIG_VIDEO_MX3
83 #define CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
84 #define CONFIG_SYS_CONSOLE_IS_IN_ENV
85 #define LCD_BPP LCD_COLOR16
86 #define CONFIG_SPLASH_SCREEN
87 #define CONFIG_CMD_BMP
88 #define CONFIG_BMP_16BPP
89 #define CONFIG_DISPLAY_COM57H5M10XRC
90
91 /* USB */
92 #define CONFIG_CMD_USB
93 #ifdef CONFIG_CMD_USB
94 #define CONFIG_USB_EHCI /* Enable EHCI USB support */
95 #define CONFIG_USB_EHCI_MXC
96 #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
97 #define CONFIG_MXC_USB_PORT 2
98 #define CONFIG_MXC_USB_PORTSC (MXC_EHCI_MODE_ULPI | MXC_EHCI_UTMI_8BIT)
99 #define CONFIG_MXC_USB_FLAGS MXC_EHCI_POWER_PINS_ENABLED
100 #define CONFIG_EHCI_IS_TDI
101 #define CONFIG_USB_STORAGE
102 #define CONFIG_DOS_PARTITION
103 #define CONFIG_SUPPORT_VFAT
104 #define CONFIG_CMD_EXT2
105 #define CONFIG_CMD_FAT
106 #endif /* CONFIG_CMD_USB */
107
108 /*
109 * Reducing the ARP timeout from default 5 seconds to 200ms we speed up the
110 * initial TFTP transfer, should the user wish one, significantly.
111 */
112 #define CONFIG_ARP_TIMEOUT 200UL
113
114 #endif /* CONFIG_QONG_FPGA */
115
116 #define CONFIG_CONS_INDEX 1
117 #define CONFIG_BAUDRATE 115200
118 #define CONFIG_SYS_BAUDRATE_TABLE {9600, 19200, 38400, 57600, 115200}
119
120 /***********************************************************
121 * Command definition
122 ***********************************************************/
123
124 #include <config_cmd_default.h>
125
126 #define CONFIG_CMD_CACHE
127 #define CONFIG_CMD_DATE
128 #define CONFIG_CMD_DHCP
129 #define CONFIG_CMD_MII
130 #define CONFIG_CMD_NAND
131 #define CONFIG_CMD_NET
132 #define CONFIG_CMD_PING
133 #define CONFIG_CMD_SETEXPR
134 #define CONFIG_CMD_SPI
135
136 #define BOARD_LATE_INIT
137
138 #define CONFIG_BOOTDELAY 5
139
140 #define CONFIG_LOADADDR 0x80800000 /* loadaddr env var */
141
142 #define xstr(s) str(s)
143 #define str(s) #s
144
145 #define CONFIG_EXTRA_ENV_SETTINGS \
146 "netdev=eth0\0" \
147 "nfsargs=setenv bootargs root=/dev/nfs rw " \
148 "nfsroot=${serverip}:${rootpath}\0" \
149 "ramargs=setenv bootargs root=/dev/ram rw\0" \
150 "addip=setenv bootargs ${bootargs} " \
151 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
152 ":${hostname}:${netdev}:off panic=1\0" \
153 "addtty=setenv bootargs ${bootargs}" \
154 " console=ttymxc0,${baudrate}\0" \
155 "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
156 "addmisc=setenv bootargs ${bootargs}\0" \
157 "uboot_addr=A0000000\0" \
158 "kernel_addr=A00C0000\0" \
159 "ramdisk_addr=A0300000\0" \
160 "u-boot=qong/u-boot.bin\0" \
161 "kernel_addr_r=80800000\0" \
162 "hostname=qong\0" \
163 "bootfile=qong/uImage\0" \
164 "rootpath=/opt/eldk-4.2-arm/armVFP\0" \
165 "flash_self=run ramargs addip addtty addmtd addmisc;" \
166 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
167 "flash_nfs=run nfsargs addip addtty addmtd addmisc;" \
168 "bootm ${kernel_addr}\0" \
169 "net_nfs=tftp ${kernel_addr_r} ${bootfile};" \
170 "run nfsargs addip addtty addmtd addmisc;" \
171 "bootm\0" \
172 "bootcmd=run flash_self\0" \
173 "load=tftp ${loadaddr} ${u-boot}\0" \
174 "update=protect off " xstr(CONFIG_SYS_MONITOR_BASE) \
175 " +${filesize};era " xstr(CONFIG_SYS_MONITOR_BASE) \
176 " +${filesize};cp.b ${fileaddr} " \
177 xstr(CONFIG_SYS_MONITOR_BASE) " ${filesize}\0" \
178 "upd=run load update\0" \
179
180 /*
181 * Miscellaneous configurable options
182 */
183 #define CONFIG_SYS_LONGHELP /* undef to save memory */
184 #define CONFIG_SYS_PROMPT "=> "
185 #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
186 /* Print Buffer Size */
187 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
188 sizeof(CONFIG_SYS_PROMPT) + 16)
189 #define CONFIG_SYS_MAXARGS 32 /* max number of command args */
190 /* Boot Argument Buffer Size */
191 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
192
193 /* memtest works on first 255MB of RAM */
194 #define CONFIG_SYS_MEMTEST_START PHYS_SDRAM_1
195 #define CONFIG_SYS_MEMTEST_END (PHYS_SDRAM_1 + 0xff000000)
196
197 #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
198
199 #define CONFIG_SYS_HZ 1000
200
201 #define CONFIG_CMDLINE_EDITING 1
202 #define CONFIG_SYS_HUSH_PARSER 1 /* Use the HUSH parser */
203 #ifdef CONFIG_SYS_HUSH_PARSER
204 #define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
205 #endif
206
207 #define CONFIG_MISC_INIT_R 1
208 /*-----------------------------------------------------------------------
209 * Stack sizes
210 *
211 * The stack sizes are set up in start.S using the settings below
212 */
213 #define CONFIG_STACKSIZE (128 * 1024) /* regular stack */
214
215 /*-----------------------------------------------------------------------
216 * Physical Memory Map
217 */
218 #define CONFIG_NR_DRAM_BANKS 1
219 #define PHYS_SDRAM_1 CSD0_BASE
220 #define PHYS_SDRAM_1_SIZE 0x10000000 /* 256 MB */
221
222 /*
223 * NAND driver
224 */
225
226 #ifndef __ASSEMBLY__
227 extern void qong_nand_plat_init(void *chip);
228 extern int qong_nand_rdy(void *chip);
229 #endif
230 #define CONFIG_NAND_PLAT
231 #define CONFIG_SYS_MAX_NAND_DEVICE 1
232 #define CONFIG_SYS_NAND_BASE CS3_BASE
233 #define NAND_PLAT_INIT() qong_nand_plat_init(nand)
234
235 #define QONG_NAND_CLE(chip) ((unsigned long)(chip)->IO_ADDR_W | (1 << 24))
236 #define QONG_NAND_ALE(chip) ((unsigned long)(chip)->IO_ADDR_W | (1 << 23))
237 #define QONG_NAND_WRITE(addr, cmd) \
238 do { \
239 __REG8(addr) = cmd; \
240 } while (0)
241
242 #define NAND_PLAT_WRITE_CMD(chip, cmd) QONG_NAND_WRITE(QONG_NAND_CLE(chip), cmd)
243 #define NAND_PLAT_WRITE_ADR(chip, cmd) QONG_NAND_WRITE(QONG_NAND_ALE(chip), cmd)
244 #define NAND_PLAT_DEV_READY(chip) (qong_nand_rdy(chip))
245
246 /*-----------------------------------------------------------------------
247 * FLASH and environment organization
248 */
249 #define CONFIG_SYS_FLASH_BASE CS0_BASE
250 #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
251 /* max number of sectors on one chip */
252 #define CONFIG_SYS_MAX_FLASH_SECT 1024
253 /* Monitor at beginning of flash */
254 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
255 #define CONFIG_SYS_MONITOR_LEN 0x40000 /* Reserve 256KiB */
256
257 #define CONFIG_ENV_IS_IN_FLASH 1
258 #define CONFIG_ENV_SECT_SIZE 0x20000
259 #define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE
260 #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x80000)
261
262 /* Address and size of Redundant Environment Sector */
263 #define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)
264 #define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
265
266 /*-----------------------------------------------------------------------
267 * CFI FLASH driver setup
268 */
269 /* Flash memory is CFI compliant */
270 #define CONFIG_SYS_FLASH_CFI 1
271 /* Use drivers/cfi_flash.c */
272 #define CONFIG_FLASH_CFI_DRIVER 1
273 /* Use buffered writes (~10x faster) */
274 #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
275 /* Use hardware sector protection */
276 #define CONFIG_SYS_FLASH_PROTECTION 1
277
278 /*
279 * Filesystem
280 */
281 #define CONFIG_CMD_JFFS2
282 #define CONFIG_CMD_UBI
283 #define CONFIG_CMD_UBIFS
284 #define CONFIG_RBTREE
285 #define CONFIG_MTD_PARTITIONS
286 #define CONFIG_CMD_MTDPARTS
287 #define CONFIG_LZO
288 #define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
289 #define CONFIG_FLASH_CFI_MTD
290 #define MTDIDS_DEFAULT "nor0=physmap-flash.0," \
291 "nand0=gen_nand"
292 #define MTDPARTS_DEFAULT \
293 "mtdparts=physmap-flash.0:" \
294 "512k(U-Boot),128k(env1),128k(env2)," \
295 "2304k(kernel),13m(ramdisk),-(user);" \
296 "gen_nand:" \
297 "128m(nand)"
298
299 /* additions for new relocation code, must be added to all boards */
300 #define CONFIG_SYS_SDRAM_BASE 0x80000000
301 #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
302 #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
303 #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
304 #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_GBL_DATA_OFFSET)
305
306 #define CONFIG_BOARD_EARLY_INIT_F 1
307
308 #endif /* __CONFIG_H */