]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/r7780mp.h
ARM: atmel: boards: use default CONFIG_SYS_PBSIZE
[people/ms/u-boot.git] / include / configs / r7780mp.h
1 /*
2 * Configuation settings for the Renesas R7780MP board
3 *
4 * Copyright (C) 2007,2008 Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
5 * Copyright (C) 2008 Yusuke Goda <goda.yusuke@renesas.com>
6 *
7 * SPDX-License-Identifier: GPL-2.0+
8 */
9
10 #ifndef __R7780RP_H
11 #define __R7780RP_H
12
13 #undef DEBUG
14 #define CONFIG_CPU_SH7780 1
15 #define CONFIG_R7780MP 1
16 #define CONFIG_SYS_R7780MP_OLD_FLASH 1
17 #define __LITTLE_ENDIAN__ 1
18
19 /*
20 * Command line configuration.
21 */
22 #define CONFIG_CMD_SDRAM
23 #define CONFIG_CMD_PCI
24 #define CONFIG_CMD_PING
25 #define CONFIG_CMD_IDE
26 #define CONFIG_CMD_EXT2
27 #define CONFIG_DOS_PARTITION
28
29 #define CONFIG_SCIF_CONSOLE 1
30 #define CONFIG_BAUDRATE 115200
31 #define CONFIG_CONS_SCIF0 1
32
33 #define CONFIG_BOOTDELAY 3
34 #define CONFIG_BOOTARGS "console=ttySC0,115200"
35 #define CONFIG_ENV_OVERWRITE 1
36
37 /* check for keypress on bootdelay==0 */
38 /*#define CONFIG_ZERO_BOOTDELAY_CHECK*/
39
40 #define CONFIG_SYS_TEXT_BASE 0x0FFC0000
41 #define CONFIG_SYS_SDRAM_BASE (0x08000000)
42 #define CONFIG_SYS_SDRAM_SIZE (128 * 1024 * 1024)
43
44 #define CONFIG_SYS_LONGHELP
45 #define CONFIG_SYS_CBSIZE 256
46 #define CONFIG_SYS_PBSIZE 256
47 #define CONFIG_SYS_MAXARGS 16
48 #define CONFIG_SYS_BARGSIZE 512
49
50 #define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE)
51 #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_TEXT_BASE - 0x100000)
52
53 /* Flash board support */
54 #define CONFIG_SYS_FLASH_BASE (0xA0000000)
55 #ifdef CONFIG_SYS_R7780MP_OLD_FLASH
56 /* NOR Flash (S29PL127J60TFI130) */
57 # define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_32BIT
58 # define CONFIG_SYS_MAX_FLASH_BANKS (2)
59 # define CONFIG_SYS_MAX_FLASH_SECT 270
60 # define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE,\
61 CONFIG_SYS_FLASH_BASE + 0x100000,\
62 CONFIG_SYS_FLASH_BASE + 0x400000,\
63 CONFIG_SYS_FLASH_BASE + 0x700000, }
64 #else /* CONFIG_SYS_R7780MP_OLD_FLASH */
65 /* NOR Flash (Spantion S29GL256P) */
66 # define CONFIG_SYS_MAX_FLASH_BANKS (1)
67 # define CONFIG_SYS_MAX_FLASH_SECT 256
68 # define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
69 #endif /* CONFIG_SYS_R7780MP_OLD_FLASH */
70
71 #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 4 * 1024 * 1024)
72 /* Address of u-boot image in Flash */
73 #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE)
74 #define CONFIG_SYS_MONITOR_LEN (256 * 1024)
75 /* Size of DRAM reserved for malloc() use */
76 #define CONFIG_SYS_MALLOC_LEN (1204 * 1024)
77
78 #define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
79 #define CONFIG_SYS_RX_ETH_BUFFER (8)
80
81 #define CONFIG_SYS_FLASH_CFI
82 #define CONFIG_FLASH_CFI_DRIVER
83 #undef CONFIG_SYS_FLASH_CFI_BROKEN_TABLE
84 #undef CONFIG_SYS_FLASH_QUIET_TEST
85 /* print 'E' for empty sector on flinfo */
86 #define CONFIG_SYS_FLASH_EMPTY_INFO
87
88 #define CONFIG_ENV_IS_IN_FLASH
89 #define CONFIG_ENV_SECT_SIZE (256 * 1024)
90 #define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
91 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
92 #define CONFIG_SYS_FLASH_ERASE_TOUT 120000
93 #define CONFIG_SYS_FLASH_WRITE_TOUT 500
94
95 /* Board Clock */
96 #define CONFIG_SYS_CLK_FREQ 33333333
97 #define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ
98 #define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
99 #define CONFIG_SYS_TMU_CLK_DIV 4
100
101 /* PCI Controller */
102 #if defined(CONFIG_CMD_PCI)
103 #define CONFIG_PCI
104 #define CONFIG_SH4_PCI
105 #define CONFIG_SH7780_PCI
106 #define CONFIG_SH7780_PCI_LSR 0x07f00001
107 #define CONFIG_SH7780_PCI_LAR CONFIG_SYS_SDRAM_SIZE
108 #define CONFIG_SH7780_PCI_BAR CONFIG_SYS_SDRAM_SIZE
109 #define CONFIG_PCI_PNP
110 #define CONFIG_PCI_SCAN_SHOW 1
111 #define __io
112 #define __mem_pci
113
114 #define CONFIG_PCI_MEM_BUS 0xFD000000 /* Memory space base addr */
115 #define CONFIG_PCI_MEM_PHYS CONFIG_PCI_MEM_BUS
116 #define CONFIG_PCI_MEM_SIZE 0x01000000 /* Size of Memory window */
117
118 #define CONFIG_PCI_IO_BUS 0xFE200000 /* IO space base address */
119 #define CONFIG_PCI_IO_PHYS CONFIG_PCI_IO_BUS
120 #define CONFIG_PCI_IO_SIZE 0x00200000 /* Size of IO window */
121 #define CONFIG_PCI_SYS_PHYS CONFIG_SYS_SDRAM_BASE
122 #define CONFIG_PCI_SYS_BUS CONFIG_SYS_SDRAM_BASE
123 #define CONFIG_PCI_SYS_SIZE CONFIG_SYS_SDRAM_SIZE
124 #endif /* CONFIG_CMD_PCI */
125
126 #if defined(CONFIG_CMD_NET)
127 /*
128 #define CONFIG_RTL8169
129 */
130 /* AX88796L Support(NE2000 base chip) */
131 #define CONFIG_DRIVER_AX88796L
132 #define CONFIG_DRIVER_NE2000_BASE 0xA4100000
133 #endif
134
135 /* Compact flash Support */
136 #if defined(CONFIG_CMD_IDE)
137 #define CONFIG_IDE_RESET 1
138 #define CONFIG_SYS_PIO_MODE 1
139 #define CONFIG_SYS_IDE_MAXBUS 1 /* IDE bus */
140 #define CONFIG_SYS_IDE_MAXDEVICE 1
141 #define CONFIG_SYS_ATA_BASE_ADDR 0xb4000000
142 #define CONFIG_SYS_ATA_STRIDE 2 /* 1bit shift */
143 #define CONFIG_SYS_ATA_DATA_OFFSET 0x1000 /* data reg offset */
144 #define CONFIG_SYS_ATA_REG_OFFSET 0x1000 /* reg offset */
145 #define CONFIG_SYS_ATA_ALT_OFFSET 0x800 /* alternate register offset */
146 #define CONFIG_IDE_SWAP_IO
147 #endif /* CONFIG_CMD_IDE */
148
149 #endif /* __R7780RP_H */