]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/spear3xx.h
SPEAr: Add macb driver support for spear310 and spear320
[people/ms/u-boot.git] / include / configs / spear3xx.h
1 /*
2 * (C) Copyright 2009
3 * Vipin Kumar, STMicroelectronics, <vipin.kumar@st.com>
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24 #ifndef __CONFIG_H
25 #define __CONFIG_H
26
27 /*
28 * High Level Configuration Options
29 * (easy to change)
30 */
31 #if defined(CONFIG_spear300)
32 #define CONFIG_SPEAR3XX 1
33 #define CONFIG_SPEAR300 1
34 #elif defined(CONFIG_spear310)
35 #define CONFIG_SPEAR3XX 1
36 #define CONFIG_SPEAR310 1
37 #elif defined(CONFIG_spear320)
38 #define CONFIG_SPEAR3XX 1
39 #define CONFIG_SPEAR320 1
40 #endif
41
42 #include <configs/spear-common.h>
43
44 /* Ethernet driver configuration */
45 #define CONFIG_DW_ALTDESCRIPTOR 1
46
47 #if defined(CONFIG_SPEAR310)
48 #define CONFIG_MACB 1
49 #define CONFIG_MACB0_PHY 0x01
50 #define CONFIG_MACB1_PHY 0x03
51 #define CONFIG_MACB2_PHY 0x05
52 #define CONFIG_MACB3_PHY 0x07
53
54 #elif defined(CONFIG_SPEAR320)
55 #define CONFIG_MACB 1
56 #define CONFIG_MACB0_PHY 0x01
57
58 #endif
59
60 /* Serial Configuration (PL011) */
61 #define CONFIG_SYS_SERIAL0 0xD0000000
62
63 #if defined(CONFIG_SPEAR300)
64 #define CONFIG_PL01x_PORTS {(void *)CONFIG_SYS_SERIAL0}
65
66 #elif defined(CONFIG_SPEAR310)
67
68 #if (CONFIG_CONS_INDEX)
69 #undef CONFIG_PL011_CLOCK
70 #define CONFIG_PL011_CLOCK (83 * 1000 * 1000)
71 #endif
72
73 #define CONFIG_SYS_SERIAL1 0xB2000000
74 #define CONFIG_SYS_SERIAL2 0xB2080000
75 #define CONFIG_SYS_SERIAL3 0xB2100000
76 #define CONFIG_SYS_SERIAL4 0xB2180000
77 #define CONFIG_SYS_SERIAL5 0xB2200000
78 #define CONFIG_PL01x_PORTS {(void *)CONFIG_SYS_SERIAL0, \
79 (void *)CONFIG_SYS_SERIAL1, \
80 (void *)CONFIG_SYS_SERIAL2, \
81 (void *)CONFIG_SYS_SERIAL3, \
82 (void *)CONFIG_SYS_SERIAL4, \
83 (void *)CONFIG_SYS_SERIAL5 }
84 #elif defined(CONFIG_SPEAR320)
85
86 #if (CONFIG_CONS_INDEX)
87 #undef CONFIG_PL011_CLOCK
88 #define CONFIG_PL011_CLOCK (83 * 1000 * 1000)
89 #endif
90
91 #define CONFIG_SYS_SERIAL1 0xA3000000
92 #define CONFIG_SYS_SERIAL2 0xA4000000
93 #define CONFIG_PL01x_PORTS {(void *)CONFIG_SYS_SERIAL0, \
94 (void *)CONFIG_SYS_SERIAL1, \
95 (void *)CONFIG_SYS_SERIAL2 }
96 #endif
97
98 #if defined(CONFIG_SPEAR_EMI)
99
100 #define CONFIG_SYS_FLASH_CFI
101 #define CONFIG_FLASH_CFI_DRIVER
102
103 #if defined(CONFIG_SPEAR310)
104 #define CONFIG_SYS_FLASH_BASE 0x50000000
105 #define CONFIG_SYS_CS1_FLASH_BASE 0x60000000
106 #define CONFIG_SYS_CS2_FLASH_BASE 0x70000000
107 #define CONFIG_SYS_CS3_FLASH_BASE 0x80000000
108 #define CONFIG_SYS_CS4_FLASH_BASE 0x90000000
109 #define CONFIG_SYS_CS5_FLASH_BASE 0xA0000000
110 #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE, \
111 CONFIG_SYS_CS1_FLASH_BASE, \
112 CONFIG_SYS_CS2_FLASH_BASE, \
113 CONFIG_SYS_CS3_FLASH_BASE, \
114 CONFIG_SYS_CS4_FLASH_BASE, \
115 CONFIG_SYS_CS5_FLASH_BASE }
116 #define CONFIG_SYS_MAX_FLASH_BANKS 6
117
118 #elif defined(CONFIG_SPEAR320)
119 #define CONFIG_SYS_FLASH_BASE 0x44000000
120 #define CONFIG_SYS_CS1_FLASH_BASE 0x45000000
121 #define CONFIG_SYS_CS2_FLASH_BASE 0x46000000
122 #define CONFIG_SYS_CS3_FLASH_BASE 0x47000000
123 #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE, \
124 CONFIG_SYS_CS1_FLASH_BASE, \
125 CONFIG_SYS_CS2_FLASH_BASE, \
126 CONFIG_SYS_CS3_FLASH_BASE }
127 #define CONFIG_SYS_MAX_FLASH_BANKS 4
128
129 #endif
130
131 #define CONFIG_SYS_MAX_FLASH_SECT (127 + 8)
132 #define CONFIG_SYS_FLASH_QUIET_TEST 1
133
134 #endif
135
136 /* NAND flash configuration */
137 #define CONFIG_SYS_FSMC_NAND_SP
138 #define CONFIG_SYS_FSMC_NAND_8BIT
139
140 #if defined(CONFIG_SPEAR300)
141 #define CONFIG_SYS_NAND_BASE (0x80000000)
142
143 #elif defined(CONFIG_SPEAR310)
144 #define CONFIG_SYS_NAND_BASE (0x40000000)
145
146 #elif defined(CONFIG_SPEAR320)
147 #define CONFIG_SYS_NAND_BASE (0x50000000)
148
149 #endif
150
151 #endif /* __CONFIG_H */