]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/zylonite.h
Drop support for CONFIG_SKIP_RELOCATE_UBOOT
[people/ms/u-boot.git] / include / configs / zylonite.h
1 /*
2 * (C) Copyright 2002
3 * Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
4 *
5 * (C) Copyright 2002
6 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
7 * Marius Groeger <mgroeger@sysgo.de>
8 *
9 * Configuation settings for the Zylonite board.
10 *
11 * See file CREDITS for list of people who contributed to this
12 * project.
13 *
14 * This program is free software; you can redistribute it and/or
15 * modify it under the terms of the GNU General Public License as
16 * published by the Free Software Foundation; either version 2 of
17 * the License, or (at your option) any later version.
18 *
19 * This program is distributed in the hope that it will be useful,
20 * but WITHOUT ANY WARRANTY; without even the implied warranty of
21 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
22 * GNU General Public License for more details.
23 *
24 * You should have received a copy of the GNU General Public License
25 * along with this program; if not, write to the Free Software
26 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
27 * MA 02111-1307 USA
28 */
29
30 #ifndef __CONFIG_H
31 #define __CONFIG_H
32
33 /*
34 * High Level Configuration Options
35 * (easy to change)
36 */
37 #define CONFIG_CPU_MONAHANS 1 /* Intel Monahan CPU */
38 #define CONFIG_CPU_PXA320
39 #define CONFIG_ZYLONITE 1 /* Zylonite board */
40
41 /* #define CONFIG_LCD 1 */
42 #ifdef CONFIG_LCD
43 #define CONFIG_SHARP_LM8V31
44 #endif
45 #undef CONFIG_MMC
46 #define BOARD_LATE_INIT 1
47
48 #undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
49
50 /* we will never enable dcache, because we have to setup MMU first */
51 #define CONFIG_SYS_NO_DCACHE
52
53 /*
54 * Size of malloc() pool
55 */
56 #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
57
58 /*
59 * Hardware drivers
60 */
61
62 #undef TURN_ON_ETHERNET
63 #ifdef TURN_ON_ETHERNET
64 # define CONFIG_SMC91111 1
65 # define CONFIG_SMC91111_BASE 0x14000300
66 # define CONFIG_SMC91111_EXT_PHY
67 # define CONFIG_SMC_USE_32_BIT
68 # undef CONFIG_SMC_USE_IOFUNCS /* just for use with the kernel */
69 #endif
70
71 /*
72 * select serial console configuration
73 */
74 #define CONFIG_PXA_SERIAL
75 #define CONFIG_FFUART 1
76
77 /* allow to overwrite serial and ethaddr */
78 #define CONFIG_ENV_OVERWRITE
79
80 #define CONFIG_BAUDRATE 115200
81
82
83 /*
84 * BOOTP options
85 */
86 #define CONFIG_BOOTP_BOOTFILESIZE
87 #define CONFIG_BOOTP_BOOTPATH
88 #define CONFIG_BOOTP_GATEWAY
89 #define CONFIG_BOOTP_HOSTNAME
90
91
92 /*
93 * Command line configuration.
94 */
95 #include <config_cmd_default.h>
96
97 #ifdef TURN_ON_ETHERNET
98 #define CONFIG_CMD_PING
99 #else
100 #define CONFIG_CMD_SAVEENV
101 #define CONFIG_CMD_NAND
102
103 #undef CONFIG_CMD_NET
104 #undef CONFIG_CMD_FLASH
105 #undef CONFIG_CMD_IMLS
106 #endif
107
108
109 #define CONFIG_BOOTDELAY -1
110 #define CONFIG_ETHADDR 08:00:3e:26:0a:5b
111 #define CONFIG_NETMASK 255.255.0.0
112 #define CONFIG_IPADDR 192.168.0.21
113 #define CONFIG_SERVERIP 192.168.0.250
114 #define CONFIG_BOOTCOMMAND "bootm 80000"
115 #define CONFIG_BOOTARGS "root=/dev/mtdblock2 rootfstype=cramfs console=ttyS0,115200"
116 #define CONFIG_CMDLINE_TAG
117 #define CONFIG_TIMESTAMP
118
119 #if defined(CONFIG_CMD_KGDB)
120 #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
121 #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
122 #endif
123
124 /*
125 * Miscellaneous configurable options
126 */
127 #define CONFIG_SYS_HUSH_PARSER 1
128 #define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
129
130 #define CONFIG_SYS_LONGHELP /* undef to save memory */
131 #ifdef CONFIG_SYS_HUSH_PARSER
132 #define CONFIG_SYS_PROMPT "$ " /* Monitor Command Prompt */
133 #else
134 #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
135 #endif
136 #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
137 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
138 #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
139 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
140 #define CONFIG_SYS_DEVICE_NULLDEV 1
141
142 #define CONFIG_SYS_MEMTEST_START 0x9c000000 /* memtest works on */
143 #define CONFIG_SYS_MEMTEST_END 0x9c400000 /* 4 ... 8 MB in DRAM */
144
145 #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_DRAM_BASE + 0x8000) /* default load address */
146
147 #define CONFIG_SYS_HZ 1000
148
149 /* Monahans Core Frequency */
150 #define CONFIG_SYS_MONAHANS_RUN_MODE_OSC_RATIO 16 /* valid values: 8, 16, 24, 31 */
151 #define CONFIG_SYS_MONAHANS_TURBO_RUN_MODE_RATIO 1 /* valid values: 1, 2 */
152
153 /* valid baudrates */
154 #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
155
156 #ifdef CONFIG_MMC
157 #define CONFIG_PXA_MMC
158 #define CONFIG_CMD_MMC
159 #define CONFIG_SYS_MMC_BASE 0xF0000000
160 #endif
161
162 /*
163 * Stack sizes
164 *
165 * The stack sizes are set up in start.S using the settings below
166 */
167 #define CONFIG_STACKSIZE (128*1024) /* regular stack */
168 #ifdef CONFIG_USE_IRQ
169 #define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
170 #define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
171 #endif
172
173 /*
174 * Physical Memory Map
175 */
176 #define CONFIG_NR_DRAM_BANKS 4 /* we have 2 banks of DRAM */
177 #define PHYS_SDRAM_1 0xa0000000 /* SDRAM Bank #1 */
178 #define PHYS_SDRAM_1_SIZE 0x04000000 /* 64 MB */
179 #define PHYS_SDRAM_2 0xa4000000 /* SDRAM Bank #2 */
180 #define PHYS_SDRAM_2_SIZE 0x00000000 /* 0 MB */
181 #define PHYS_SDRAM_3 0xa8000000 /* SDRAM Bank #3 */
182 #define PHYS_SDRAM_3_SIZE 0x00000000 /* 0 MB */
183 #define PHYS_SDRAM_4 0xac000000 /* SDRAM Bank #4 */
184 #define PHYS_SDRAM_4_SIZE 0x00000000 /* 0 MB */
185
186 #define CONFIG_SYS_DRAM_BASE 0x80000000 /* at CS0 */
187 #define CONFIG_SYS_DRAM_SIZE 0x04000000 /* 64 MB Ram */
188
189 #undef CONFIG_SYS_SKIP_DRAM_SCRUB
190
191 #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
192 #define CONFIG_SYS_INIT_SP_ADDR (GENERATED_GBL_DATA_SIZE + PHYS_SDRAM_1)
193
194 /*
195 * NAND Flash
196 */
197 #define CONFIG_SYS_NAND0_BASE 0x0
198 #undef CONFIG_SYS_NAND1_BASE
199
200 #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND0_BASE }
201 #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
202
203 /* nand timeout values */
204 #define CONFIG_SYS_NAND_PROG_ERASE_TO 3000
205 #define CONFIG_SYS_NAND_OTHER_TO 100
206 #define CONFIG_SYS_NAND_SENDCMD_RETRY 3
207 #undef NAND_ALLOW_ERASE_ALL /* Allow erasing bad blocks - don't use */
208
209 /* NAND Timing Parameters (in ns) */
210 #define NAND_TIMING_tCH 10
211 #define NAND_TIMING_tCS 0
212 #define NAND_TIMING_tWH 20
213 #define NAND_TIMING_tWP 40
214
215 #define NAND_TIMING_tRH 20
216 #define NAND_TIMING_tRP 40
217
218 #define NAND_TIMING_tR 11123
219 #define NAND_TIMING_tWHR 100
220 #define NAND_TIMING_tAR 10
221
222 /* NAND debugging */
223 #define CONFIG_SYS_DFC_DEBUG1 /* usefull */
224 #undef CONFIG_SYS_DFC_DEBUG2 /* noisy */
225 #undef CONFIG_SYS_DFC_DEBUG3 /* extremly noisy */
226
227 #define CONFIG_MTD_DEBUG
228 #define CONFIG_MTD_DEBUG_VERBOSE 1
229
230 #define CONFIG_SYS_NO_FLASH 1
231
232 #define CONFIG_ENV_IS_IN_NAND 1
233 #define CONFIG_ENV_OFFSET 0x40000
234 #define CONFIG_ENV_OFFSET_REDUND 0x44000
235 #define CONFIG_ENV_SIZE 0x4000
236
237
238 #endif /* __CONFIG_H */