include/dm/platform_data/serial_sh.h

   1 /* SPDX-License-Identifier: GPL-2.0+ */
   2 /*
   3  * Copyright (c) 2014  Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
   4  * Copyright (c) 2014  Renesas Electronics Corporation
   5  */
   6
   7 #ifndef __serial_sh_h
   8 #define __serial_sh_h
   9
  10 enum sh_clk_mode {
  11         INT_CLK,
  12         EXT_CLK,
  13 };
  14
  15 enum sh_serial_type {
  16         PORT_SCI,
  17         PORT_SCIF,
  18         PORT_SCIFA,
  19         PORT_SCIFB,
  20 };
  21
  22 /*
  23  * Information about SCIF port
  24  *
  25  * @base:       Register base address
  26  * @clk:        Input clock rate, used for calculating the baud rate divisor
  27  * @clk_mode:   Clock mode, set internal (INT) or external (EXT)
  28  * @type:       Type of SCIF
  29  */
  30 struct sh_serial_platdata {
  31         unsigned long base;
  32         unsigned int clk;
  33         enum sh_clk_mode clk_mode;
  34         enum sh_serial_type type;
  35 };
  36 #endif /* __serial_sh_h */