]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/spartan3.h
85xx/p1_p2_rdb: enable hwconfig
[people/ms/u-boot.git] / include / spartan3.h
1 /*
2 * (C) Copyright 2002
3 * Rich Ireland, Enterasys Networks, rireland@enterasys.com.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 *
23 */
24
25 #ifndef _SPARTAN3_H_
26 #define _SPARTAN3_H_
27
28 #include <xilinx.h>
29
30 extern int Spartan3_load( Xilinx_desc *desc, void *image, size_t size );
31 extern int Spartan3_dump( Xilinx_desc *desc, void *buf, size_t bsize );
32 extern int Spartan3_info( Xilinx_desc *desc );
33
34 /* Slave Parallel Implementation function table */
35 typedef struct {
36 Xilinx_pre_fn pre;
37 Xilinx_pgm_fn pgm;
38 Xilinx_init_fn init;
39 Xilinx_err_fn err;
40 Xilinx_done_fn done;
41 Xilinx_clk_fn clk;
42 Xilinx_cs_fn cs;
43 Xilinx_wr_fn wr;
44 Xilinx_rdata_fn rdata;
45 Xilinx_wdata_fn wdata;
46 Xilinx_busy_fn busy;
47 Xilinx_abort_fn abort;
48 Xilinx_post_fn post;
49 } Xilinx_Spartan3_Slave_Parallel_fns;
50
51 /* Slave Serial Implementation function table */
52 typedef struct {
53 Xilinx_pre_fn pre;
54 Xilinx_pgm_fn pgm;
55 Xilinx_clk_fn clk;
56 Xilinx_init_fn init;
57 Xilinx_done_fn done;
58 Xilinx_wr_fn wr;
59 Xilinx_post_fn post;
60 } Xilinx_Spartan3_Slave_Serial_fns;
61
62 /* Device Image Sizes
63 *********************************************************************/
64 /* Spartan-III (1.2V) */
65 #define XILINX_XC3S50_SIZE 439264/8
66 #define XILINX_XC3S200_SIZE 1047616/8
67 #define XILINX_XC3S400_SIZE 1699136/8
68 #define XILINX_XC3S1000_SIZE 3223488/8
69 #define XILINX_XC3S1500_SIZE 5214784/8
70 #define XILINX_XC3S2000_SIZE 7673024/8
71 #define XILINX_XC3S4000_SIZE 11316864/8
72 #define XILINX_XC3S5000_SIZE 13271936/8
73
74 /* Spartan-3E (v3.4) */
75 #define XILINX_XC3S100E_SIZE 581344/8
76 #define XILINX_XC3S250E_SIZE 1353728/8
77 #define XILINX_XC3S500E_SIZE 2270208/8
78 #define XILINX_XC3S1200E_SIZE 3841184/8
79 #define XILINX_XC3S1600E_SIZE 5969696/8
80
81 /* Descriptor Macros
82 *********************************************************************/
83 /* Spartan-III devices */
84 #define XILINX_XC3S50_DESC(iface, fn_table, cookie) \
85 { Xilinx_Spartan3, iface, XILINX_XC3S50_SIZE, fn_table, cookie }
86
87 #define XILINX_XC3S200_DESC(iface, fn_table, cookie) \
88 { Xilinx_Spartan3, iface, XILINX_XC3S200_SIZE, fn_table, cookie }
89
90 #define XILINX_XC3S400_DESC(iface, fn_table, cookie) \
91 { Xilinx_Spartan3, iface, XILINX_XC3S400_SIZE, fn_table, cookie }
92
93 #define XILINX_XC3S1000_DESC(iface, fn_table, cookie) \
94 { Xilinx_Spartan3, iface, XILINX_XC3S1000_SIZE, fn_table, cookie }
95
96 #define XILINX_XC3S1500_DESC(iface, fn_table, cookie) \
97 { Xilinx_Spartan3, iface, XILINX_XC3S1500_SIZE, fn_table, cookie }
98
99 #define XILINX_XC3S2000_DESC(iface, fn_table, cookie) \
100 { Xilinx_Spartan3, iface, XILINX_XC3S2000_SIZE, fn_table, cookie }
101
102 #define XILINX_XC3S4000_DESC(iface, fn_table, cookie) \
103 { Xilinx_Spartan3, iface, XILINX_XC3S4000_SIZE, fn_table, cookie }
104
105 #define XILINX_XC3S5000_DESC(iface, fn_table, cookie) \
106 { Xilinx_Spartan3, iface, XILINX_XC3S5000_SIZE, fn_table, cookie }
107
108 /* Spartan-3E devices */
109 #define XILINX_XC3S100E_DESC(iface, fn_table, cookie) \
110 { Xilinx_Spartan3, iface, XILINX_XC3S100E_SIZE, fn_table, cookie }
111
112 #define XILINX_XC3S250E_DESC(iface, fn_table, cookie) \
113 { Xilinx_Spartan3, iface, XILINX_XC3S250E_SIZE, fn_table, cookie }
114
115 #define XILINX_XC3S500E_DESC(iface, fn_table, cookie) \
116 { Xilinx_Spartan3, iface, XILINX_XC3S500E_SIZE, fn_table, cookie }
117
118 #define XILINX_XC3S1200E_DESC(iface, fn_table, cookie) \
119 { Xilinx_Spartan3, iface, XILINX_XC3S1200E_SIZE, fn_table, cookie }
120
121 #define XILINX_XC3S1600E_DESC(iface, fn_table, cookie) \
122 { Xilinx_Spartan3, iface, XILINX_XC3S1600E_SIZE, fn_table, cookie }
123
124 #endif /* _SPARTAN3_H_ */