releases/3.4.77/tg3-initialize-reg_base_addr-at-pci-config-offset-120-to-0.patch

   1 From foo@baz Mon Jan 13 09:28:30 PST 2014
   2 From: Nat Gurumoorthy <natg@google.com>
   3 Date: Mon, 9 Dec 2013 10:43:21 -0800
   4 Subject: tg3: Initialize REG_BASE_ADDR at PCI config offset 120 to 0
   5
   6 From: Nat Gurumoorthy <natg@google.com>
   7
   8 [ Upstream commit 388d3335575f4c056dcf7138a30f1454e2145cd8 ]
   9
  10 The new tg3 driver leaves REG_BASE_ADDR (PCI config offset 120)
  11 uninitialized. From power on reset this register may have garbage in it. The
  12 Register Base Address register defines the device local address of a
  13 register. The data pointed to by this location is read or written using
  14 the Register Data register (PCI config offset 128). When REG_BASE_ADDR has
  15 garbage any read or write of Register Data Register (PCI 128) will cause the
  16 PCI bus to lock up. The TCO watchdog will fire and bring down the system.
  17
  18 Signed-off-by: Nat Gurumoorthy <natg@google.com>
  19 Acked-by: Michael Chan <mchan@broadcom.com>
  20 Signed-off-by: David S. Miller <davem@davemloft.net>
  21 Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
  22 ---
  23  drivers/net/ethernet/broadcom/tg3.c |    3 +++
  24  1 file changed, 3 insertions(+)
  25
  26 --- a/drivers/net/ethernet/broadcom/tg3.c
  27 +++ b/drivers/net/ethernet/broadcom/tg3.c
  28 @@ -14671,6 +14671,9 @@ static int __devinit tg3_get_invariants(
  29         /* Clear this out for sanity. */
  30         tw32(TG3PCI_MEM_WIN_BASE_ADDR, 0);
  31
  32 +       /* Clear TG3PCI_REG_BASE_ADDR to prevent hangs. */
  33 +       tw32(TG3PCI_REG_BASE_ADDR, 0);
  34 +
  35         pci_read_config_dword(tp->pdev, TG3PCI_PCISTATE,
  36                               &pci_state_reg);
  37         if ((pci_state_reg & PCISTATE_CONV_PCI_MODE) == 0 &&