]> git.ipfire.org Git - thirdparty/u-boot.git/blob - src/arm64/qcom/ipq9574-rdp449.dts
Squashed 'dts/upstream/' content from commit aaba2d45dc2a
[thirdparty/u-boot.git] / src / arm64 / qcom / ipq9574-rdp449.dts
1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
2 /*
3 * IPQ9574 RDP449 board device tree source
4 *
5 * Copyright (c) 2020-2021 The Linux Foundation. All rights reserved.
6 * Copyright (c) 2022-2023 Qualcomm Innovation Center, Inc. All rights reserved.
7 */
8
9 /dts-v1/;
10
11 #include "ipq9574.dtsi"
12
13 / {
14 model = "Qualcomm Technologies, Inc. IPQ9574/AP-AL02-C6";
15 compatible = "qcom,ipq9574-ap-al02-c6", "qcom,ipq9574";
16
17 aliases {
18 serial0 = &blsp1_uart2;
19 };
20
21 chosen {
22 stdout-path = "serial0:115200n8";
23 };
24 };
25
26 &blsp1_spi0 {
27 pinctrl-0 = <&spi_0_pins>;
28 pinctrl-names = "default";
29 status = "okay";
30
31 flash@0 {
32 compatible = "micron,n25q128a11", "jedec,spi-nor";
33 reg = <0>;
34 #address-cells = <1>;
35 #size-cells = <1>;
36 spi-max-frequency = <50000000>;
37 };
38 };
39
40 &blsp1_uart2 {
41 pinctrl-0 = <&uart2_pins>;
42 pinctrl-names = "default";
43 status = "okay";
44 };
45
46 &rpm_requests {
47 regulators {
48 compatible = "qcom,rpm-mp5496-regulators";
49
50 ipq9574_s1: s1 {
51 /*
52 * During kernel bootup, the SoC runs at 800MHz with 875mV set by the bootloaders.
53 * During regulator registration, kernel not knowing the initial voltage,
54 * considers it as zero and brings up the regulators with minimum supported voltage.
55 * Update the regulator-min-microvolt with SVS voltage of 725mV so that
56 * the regulators are brought up with 725mV which is sufficient for all the
57 * corner parts to operate at 800MHz
58 */
59 regulator-min-microvolt = <725000>;
60 regulator-max-microvolt = <1075000>;
61 };
62 };
63 };
64
65 &sleep_clk {
66 clock-frequency = <32000>;
67 };
68
69 &tlmm {
70 spi_0_pins: spi-0-state {
71 pins = "gpio11", "gpio12", "gpio13", "gpio14";
72 function = "blsp0_spi";
73 drive-strength = <8>;
74 bias-disable;
75 };
76 };
77
78 &xo_board_clk {
79 clock-frequency = <24000000>;
80 };