git.ipfire.org Git - thirdparty/kernel/stable.git/commit

]> git.ipfire.org Git - thirdparty/kernel/stable.git/commit

projects / thirdparty / kernel / stable.git / commit

author	Chao Peng <chao.p.peng@linux.intel.com>
	Wed, 24 Oct 2018 08:05:12 +0000 (16:05 +0800)
committer	Paolo Bonzini <pbonzini@redhat.com>
	Fri, 21 Dec 2018 10:28:35 +0000 (11:28 +0100)
commit	2ef444f1600bfc2d8522df0f537aafef79befa7e
tree	1bdc097495a69ed493a21ef07cb07e77db0da902	tree \| snapshot
parent	86f5201df0d3e3efc78d3eac7fc5a59b813287cd	commit \| diff

KVM: x86: Add Intel PT context switch for each vcpu

Load/Store Intel Processor Trace register in context switch.
MSR IA32_RTIT_CTL is loaded/stored automatically from VMCS.
In Host-Guest mode, we need load/resore PT MSRs only when PT
is enabled in guest.

Signed-off-by: Chao Peng <chao.p.peng@linux.intel.com>
Signed-off-by: Luwei Kang <luwei.kang@intel.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>

arch/x86/kvm/vmx/vmx.c		diff \| blob \| blame \| history
arch/x86/kvm/vmx/vmx.h		diff \| blob \| blame \| history

Mirror https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git

RSS Atom