]> git.ipfire.org Git - thirdparty/qemu.git/commit
projects / thirdparty / qemu.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c558aa9) | patch
target/tricore: Declare registers as TCGv_i32
authorPhilippe Mathieu-Daudé <philmd@linaro.org>
Fri, 10 Oct 2025 03:26:56 +0000 (05:26 +0200)
committerPhilippe Mathieu-Daudé <philmd@linaro.org>
Thu, 16 Oct 2025 15:07:52 +0000 (17:07 +0200)
commit6b2e4fcb836cdd4b770086db03e07d0ff93f9612
treef4ed25b1c2e1547807f889bb7f2484779151cad4tree | snapshot
parentc558aa942119afb0c1a852a85be81b8f6e2c8b5bcommit | diff
target/tricore: Declare registers as TCGv_i32

CPUTriCoreState register are declared as uint32_t since the
target introduction in commit 48e06fe0ed8 ("target-tricore:
Add target stubs and qom-cpu").

Mechanical replacement of:

  TCGv -> TCGv_i32
  tcg_temp_new -> tcg_temp_new_i32

Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20251010052141.42460-8-philmd@linaro.org>
target/tricore/translate.c diff | blob | blame | history
Mirror of https://git.qemu.org/git/qemu.git