arm64: dts: ti: k3-j722s: Add main domain peripherals specific to J722S

Introduce the "k3-j722s-main.dtsi" file to contain main domain peripherals
that are specific to J722S SoC and are not shared with AM62P. The USB1
instance of the USB controller on J722S is different from that on AM62P.
Thus, add the USB1 node in "k3-j722s-main.dtsi".

Co-developed-by: Ravi Gunasekaran <r-gunasekaran@ti.com>
Signed-off-by: Ravi Gunasekaran <r-gunasekaran@ti.com>
Signed-off-by: Siddharth Vadapalli <s-vadapalli@ti.com>
Acked-by: Roger Quadros <rogerq@kernel.org>
Link: https://lore.kernel.org/r/20240615081600.3602462-4-s-vadapalli@ti.com
Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com>

diff --git a/arch/arm64/boot/dts/ti/k3-j722s-main.dtsi b/arch/arm64/boot/dts/ti/k3-j722s-main.dtsi
new file mode 100644 (file)
index 0000000..84378fc
--- /dev/null
+++ b/arch/arm64/boot/dts/ti/k3-j722s-main.dtsi
@@ -0,0 +1,40 @@
+// SPDX-License-Identifier: GPL-2.0-only OR MIT
+/*
+ * Device Tree file for the J722S MAIN domain peripherals
+ *
+ * Copyright (C) 2023-2024 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+&cbass_main {
+       usbss1: usb@f920000 {
+               compatible = "ti,j721e-usb";
+               reg = <0x00 0x0f920000 0x00 0x100>;
+               power-domains = <&k3_pds 278 TI_SCI_PD_EXCLUSIVE>;
+               clocks = <&k3_clks 278 3>, <&k3_clks 278 1>;
+               clock-names = "ref", "lpm";
+               assigned-clocks = <&k3_clks 278 3>; /* USB2_REFCLK */
+               assigned-clock-parents = <&k3_clks 278 4>; /* HF0SC0 */
+               #address-cells = <2>;
+               #size-cells = <2>;
+               ranges;
+               status = "disabled";
+
+               usb1: usb@31200000{
+                       compatible = "cdns,usb3";
+                       reg = <0x00 0x31200000 0x00 0x10000>,
+                             <0x00 0x31210000 0x00 0x10000>,
+                             <0x00 0x31220000 0x00 0x10000>;
+                       reg-names = "otg",
+                                   "xhci",
+                                   "dev";
+                       interrupts = <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH>, /* irq.0 */
+                                    <GIC_SPI 232 IRQ_TYPE_LEVEL_HIGH>, /* irq.6 */
+                                    <GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH>; /* otgirq */
+                       interrupt-names = "host",
+                                         "peripheral",
+                                         "otg";
+                       maximum-speed = "super-speed";
+                       dr_mode = "otg";
+               };
+       };
+};