ARM: dts: qcom: change labels to lower-case

DTS coding style expects labels to be lowercase.  No functional impact.
Verified with comparing decompiled DTB (dtx_diff and fdtdump+diff).

Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Link: https://lore.kernel.org/r/20241022-dts-qcom-label-v3-18-0505bc7d2c56@linaro.org
Signed-off-by: Bjorn Andersson <andersson@kernel.org>

diff --git a/arch/arm/boot/dts/qcom/qcom-apq8064.dtsi b/arch/arm/boot/dts/qcom/qcom-apq8064.dtsi
index 1bc935d900854ea40e7520ac5762f307c73232f2..5f1a6b4b764492486df1a2610979f56c0a37b64a 100644 (file)
--- a/arch/arm/boot/dts/qcom/qcom-apq8064.dtsi
+++ b/arch/arm/boot/dts/qcom/qcom-apq8064.dtsi
@@ -36,58 +36,58 @@
                #address-cells = <1>;
                #size-cells = <0>;
 
-               CPU0: cpu@0 {
+               cpu0: cpu@0 {
                        compatible = "qcom,krait";
                        enable-method = "qcom,kpss-acc-v1";
                        device_type = "cpu";
                        reg = <0>;
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        qcom,acc = <&acc0>;
                        qcom,saw = <&saw0>;
-                       cpu-idle-states = <&CPU_SPC>;
+                       cpu-idle-states = <&cpu_spc>;
                };
 
-               CPU1: cpu@1 {
+               cpu1: cpu@1 {
                        compatible = "qcom,krait";
                        enable-method = "qcom,kpss-acc-v1";
                        device_type = "cpu";
                        reg = <1>;
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        qcom,acc = <&acc1>;
                        qcom,saw = <&saw1>;
-                       cpu-idle-states = <&CPU_SPC>;
+                       cpu-idle-states = <&cpu_spc>;
                };
 
-               CPU2: cpu@2 {
+               cpu2: cpu@2 {
                        compatible = "qcom,krait";
                        enable-method = "qcom,kpss-acc-v1";
                        device_type = "cpu";
                        reg = <2>;
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        qcom,acc = <&acc2>;
                        qcom,saw = <&saw2>;
-                       cpu-idle-states = <&CPU_SPC>;
+                       cpu-idle-states = <&cpu_spc>;
                };
 
-               CPU3: cpu@3 {
+               cpu3: cpu@3 {
                        compatible = "qcom,krait";
                        enable-method = "qcom,kpss-acc-v1";
                        device_type = "cpu";
                        reg = <3>;
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        qcom,acc = <&acc3>;
                        qcom,saw = <&saw3>;
-                       cpu-idle-states = <&CPU_SPC>;
+                       cpu-idle-states = <&cpu_spc>;
                };
 
-               L2: l2-cache {
+               l2: l2-cache {
                        compatible = "cache";
                        cache-level = <2>;
                        cache-unified;
                };
 
                idle-states {
-                       CPU_SPC: cpu-spc {
+                       cpu_spc: cpu-spc {
                                compatible = "qcom,idle-state-spc",
                                                "arm,idle-state";
                                entry-latency-us = <400>;
@@ -1625,7 +1625,7 @@
                        clocks = <&rpmcc RPM_QDSS_CLK>;
                        clock-names = "apb_pclk";
 
-                       cpu = <&CPU0>;
+                       cpu = <&cpu0>;
 
                        out-ports {
                                port {
@@ -1643,7 +1643,7 @@
                        clocks = <&rpmcc RPM_QDSS_CLK>;
                        clock-names = "apb_pclk";
 
-                       cpu = <&CPU1>;
+                       cpu = <&cpu1>;
 
                        out-ports {
                                port {
@@ -1661,7 +1661,7 @@
                        clocks = <&rpmcc RPM_QDSS_CLK>;
                        clock-names = "apb_pclk";
 
-                       cpu = <&CPU2>;
+                       cpu = <&cpu2>;
 
                        out-ports {
                                port {
@@ -1679,7 +1679,7 @@
                        clocks = <&rpmcc RPM_QDSS_CLK>;
                        clock-names = "apb_pclk";
 
-                       cpu = <&CPU3>;
+                       cpu = <&cpu3>;
 
                        out-ports {
                                port {

diff --git a/arch/arm/boot/dts/qcom/qcom-apq8084.dtsi b/arch/arm/boot/dts/qcom/qcom-apq8084.dtsi
index 40dbbf8655f09ff3c6259c69bdd08b2fe3c39594..cee0694ef127b5e2450e274659c403e0be81f401 100644 (file)
--- a/arch/arm/boot/dts/qcom/qcom-apq8084.dtsi
+++ b/arch/arm/boot/dts/qcom/qcom-apq8084.dtsi
@@ -32,10 +32,10 @@
                        compatible = "qcom,krait";
                        reg = <0>;
                        enable-method = "qcom,kpss-acc-v2";
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        qcom,acc = <&acc0>;
                        qcom,saw = <&saw0>;
-                       cpu-idle-states = <&CPU_SPC>;
+                       cpu-idle-states = <&cpu_spc>;
                };
 
                cpu@1 {
@@ -43,10 +43,10 @@
                        compatible = "qcom,krait";
                        reg = <1>;
                        enable-method = "qcom,kpss-acc-v2";
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        qcom,acc = <&acc1>;
                        qcom,saw = <&saw1>;
-                       cpu-idle-states = <&CPU_SPC>;
+                       cpu-idle-states = <&cpu_spc>;
                };
 
                cpu@2 {
@@ -54,10 +54,10 @@
                        compatible = "qcom,krait";
                        reg = <2>;
                        enable-method = "qcom,kpss-acc-v2";
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        qcom,acc = <&acc2>;
                        qcom,saw = <&saw2>;
-                       cpu-idle-states = <&CPU_SPC>;
+                       cpu-idle-states = <&cpu_spc>;
                };
 
                cpu@3 {
@@ -65,13 +65,13 @@
                        compatible = "qcom,krait";
                        reg = <3>;
                        enable-method = "qcom,kpss-acc-v2";
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        qcom,acc = <&acc3>;
                        qcom,saw = <&saw3>;
-                       cpu-idle-states = <&CPU_SPC>;
+                       cpu-idle-states = <&cpu_spc>;
                };
 
-               L2: l2-cache {
+               l2: l2-cache {
                        compatible = "cache";
                        cache-level = <2>;
                        cache-unified;
@@ -79,7 +79,7 @@
                };
 
                idle-states {
-                       CPU_SPC: cpu-spc {
+                       cpu_spc: cpu-spc {
                                compatible = "qcom,idle-state-spc",
                                                "arm,idle-state";
                                entry-latency-us = <150>;

diff --git a/arch/arm/boot/dts/qcom/qcom-ipq4019.dtsi b/arch/arm/boot/dts/qcom/qcom-ipq4019.dtsi
index 56415ab34083f38f0f5c6aefa873947409c8cc6a..06b20c196faf3fe35983d7ee2abebd2066f83b02 100644 (file)
--- a/arch/arm/boot/dts/qcom/qcom-ipq4019.dtsi
+++ b/arch/arm/boot/dts/qcom/qcom-ipq4019.dtsi
@@ -47,7 +47,7 @@
                        device_type = "cpu";
                        compatible = "arm,cortex-a7";
                        enable-method = "qcom,kpss-acc-v2";
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        qcom,acc = <&acc0>;
                        qcom,saw = <&saw0>;
                        reg = <0x0>;
@@ -61,7 +61,7 @@
                        device_type = "cpu";
                        compatible = "arm,cortex-a7";
                        enable-method = "qcom,kpss-acc-v2";
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        qcom,acc = <&acc1>;
                        qcom,saw = <&saw1>;
                        reg = <0x1>;
@@ -75,7 +75,7 @@
                        device_type = "cpu";
                        compatible = "arm,cortex-a7";
                        enable-method = "qcom,kpss-acc-v2";
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        qcom,acc = <&acc2>;
                        qcom,saw = <&saw2>;
                        reg = <0x2>;
@@ -89,7 +89,7 @@
                        device_type = "cpu";
                        compatible = "arm,cortex-a7";
                        enable-method = "qcom,kpss-acc-v2";
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        qcom,acc = <&acc3>;
                        qcom,saw = <&saw3>;
                        reg = <0x3>;
@@ -99,7 +99,7 @@
                        operating-points-v2 = <&cpu0_opp_table>;
                };
 
-               L2: l2-cache {
+               l2: l2-cache {
                        compatible = "cache";
                        cache-level = <2>;
                        cache-unified;

diff --git a/arch/arm/boot/dts/qcom/qcom-ipq8064.dtsi b/arch/arm/boot/dts/qcom/qcom-ipq8064.dtsi
index 0f02f59c282a25698bade3ef3cac3082bd056b3c..96e97350153506922b7560131e33664d51e891b5 100644 (file)
--- a/arch/arm/boot/dts/qcom/qcom-ipq8064.dtsi
+++ b/arch/arm/boot/dts/qcom/qcom-ipq8064.dtsi
@@ -27,7 +27,7 @@
                        enable-method = "qcom,kpss-acc-v1";
                        device_type = "cpu";
                        reg = <0>;
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        qcom,acc = <&acc0>;
                        qcom,saw = <&saw0>;
                };
@@ -37,12 +37,12 @@
                        enable-method = "qcom,kpss-acc-v1";
                        device_type = "cpu";
                        reg = <1>;
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        qcom,acc = <&acc1>;
                        qcom,saw = <&saw1>;
                };
 
-               L2: l2-cache {
+               l2: l2-cache {
                        compatible = "cache";
                        cache-level = <2>;
                        cache-unified;

diff --git a/arch/arm/boot/dts/qcom/qcom-mdm9615.dtsi b/arch/arm/boot/dts/qcom/qcom-mdm9615.dtsi
index 573feb3218c33c449f95f4922c24400cea9ac0cc..7de8d6c550167ac37e09dc5d92b7a3b2e21753cb 100644 (file)
--- a/arch/arm/boot/dts/qcom/qcom-mdm9615.dtsi
+++ b/arch/arm/boot/dts/qcom/qcom-mdm9615.dtsi
@@ -30,7 +30,7 @@
                        compatible = "arm,cortex-a5";
                        reg = <0>;
                        device_type = "cpu";
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                };
        };
 
@@ -61,7 +61,7 @@
                ranges;
                compatible = "simple-bus";
 
-               L2: cache-controller@2040000 {
+               l2: cache-controller@2040000 {
                        compatible = "arm,pl310-cache";
                        reg = <0x02040000 0x1000>;
                        arm,data-latency = <2 2 0>;

diff --git a/arch/arm/boot/dts/qcom/qcom-msm8226.dtsi b/arch/arm/boot/dts/qcom/qcom-msm8226.dtsi
index 3a685ff7e8ccf505e2801607a70099f4b3c16137..64c8ac94f352e46dc4a18f902d2c30114ecd91d2 100644 (file)
--- a/arch/arm/boot/dts/qcom/qcom-msm8226.dtsi
+++ b/arch/arm/boot/dts/qcom/qcom-msm8226.dtsi
@@ -39,12 +39,12 @@
                #address-cells = <1>;
                #size-cells = <0>;
 
-               CPU0: cpu@0 {
+               cpu0: cpu@0 {
                        compatible = "arm,cortex-a7";
                        enable-method = "qcom,msm8226-smp";
                        device_type = "cpu";
                        reg = <0>;
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        clocks = <&apcs>;
                        operating-points-v2 = <&cpu_opp_table>;
                        qcom,acc = <&acc0>;
@@ -52,12 +52,12 @@
                        #cooling-cells = <2>;
                };
 
-               CPU1: cpu@1 {
+               cpu1: cpu@1 {
                        compatible = "arm,cortex-a7";
                        enable-method = "qcom,msm8226-smp";
                        device_type = "cpu";
                        reg = <1>;
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        clocks = <&apcs>;
                        operating-points-v2 = <&cpu_opp_table>;
                        qcom,acc = <&acc1>;
@@ -65,12 +65,12 @@
                        #cooling-cells = <2>;
                };
 
-               CPU2: cpu@2 {
+               cpu2: cpu@2 {
                        compatible = "arm,cortex-a7";
                        enable-method = "qcom,msm8226-smp";
                        device_type = "cpu";
                        reg = <2>;
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        clocks = <&apcs>;
                        operating-points-v2 = <&cpu_opp_table>;
                        qcom,acc = <&acc2>;
@@ -78,12 +78,12 @@
                        #cooling-cells = <2>;
                };
 
-               CPU3: cpu@3 {
+               cpu3: cpu@3 {
                        compatible = "arm,cortex-a7";
                        enable-method = "qcom,msm8226-smp";
                        device_type = "cpu";
                        reg = <3>;
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        clocks = <&apcs>;
                        operating-points-v2 = <&cpu_opp_table>;
                        qcom,acc = <&acc3>;
@@ -91,7 +91,7 @@
                        #cooling-cells = <2>;
                };
 
-               L2: l2-cache {
+               l2: l2-cache {
                        compatible = "cache";
                        cache-level = <2>;
                        cache-unified;
@@ -1264,10 +1264,10 @@
                        cooling-maps {
                                map0 {
                                        trip = <&cpu_alert0>;
-                                       cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
-                                                        <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
-                                                        <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
-                                                        <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
+                                       cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
+                                                        <&cpu1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
+                                                        <&cpu2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
+                                                        <&cpu3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
                                };
                        };
 
@@ -1295,10 +1295,10 @@
                        cooling-maps {
                                map0 {
                                        trip = <&cpu_alert1>;
-                                       cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
-                                                        <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
-                                                        <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
-                                                        <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
+                                       cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
+                                                        <&cpu1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
+                                                        <&cpu2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
+                                                        <&cpu3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
                                };
                        };
 

diff --git a/arch/arm/boot/dts/qcom/qcom-msm8660.dtsi b/arch/arm/boot/dts/qcom/qcom-msm8660.dtsi
index a66c474cd1aa0d4303dbb1fdaa97072c1f45a7b2..3f69b98d0041eb16093668d6b83a2da0c3496638 100644 (file)
--- a/arch/arm/boot/dts/qcom/qcom-msm8660.dtsi
+++ b/arch/arm/boot/dts/qcom/qcom-msm8660.dtsi
@@ -22,7 +22,7 @@
                        enable-method = "qcom,gcc-msm8660";
                        device_type = "cpu";
                        reg = <0>;
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                };
 
                cpu@1 {
@@ -30,10 +30,10 @@
                        enable-method = "qcom,gcc-msm8660";
                        device_type = "cpu";
                        reg = <1>;
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                };
 
-               L2: l2-cache {
+               l2: l2-cache {
                        compatible = "cache";
                        cache-level = <2>;
                        cache-unified;

diff --git a/arch/arm/boot/dts/qcom/qcom-msm8960.dtsi b/arch/arm/boot/dts/qcom/qcom-msm8960.dtsi
index ebc43c5c6e5f756995a5d48bdee102b0b3c47106..865fe7cc39511d7cb9ec5c4b12100404f77e2989 100644 (file)
--- a/arch/arm/boot/dts/qcom/qcom-msm8960.dtsi
+++ b/arch/arm/boot/dts/qcom/qcom-msm8960.dtsi
@@ -25,7 +25,7 @@
                        enable-method = "qcom,kpss-acc-v1";
                        device_type = "cpu";
                        reg = <0>;
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        qcom,acc = <&acc0>;
                        qcom,saw = <&saw0>;
                };
@@ -35,12 +35,12 @@
                        enable-method = "qcom,kpss-acc-v1";
                        device_type = "cpu";
                        reg = <1>;
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        qcom,acc = <&acc1>;
                        qcom,saw = <&saw1>;
                };
 
-               L2: l2-cache {
+               l2: l2-cache {
                        compatible = "cache";
                        cache-level = <2>;
                        cache-unified;

diff --git a/arch/arm/boot/dts/qcom/qcom-msm8974.dtsi b/arch/arm/boot/dts/qcom/qcom-msm8974.dtsi
index 742d2104b4fe5db54fcbf8c55c6fb2e0fb12a410..e3f9c56a778cf8c64735ede1e85286bde12c1c87 100644 (file)
--- a/arch/arm/boot/dts/qcom/qcom-msm8974.dtsi
+++ b/arch/arm/boot/dts/qcom/qcom-msm8974.dtsi
@@ -35,51 +35,51 @@
                #size-cells = <0>;
                interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
 
-               CPU0: cpu@0 {
+               cpu0: cpu@0 {
                        compatible = "qcom,krait";
                        enable-method = "qcom,kpss-acc-v2";
                        device_type = "cpu";
                        reg = <0>;
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        qcom,acc = <&acc0>;
                        qcom,saw = <&saw0>;
-                       cpu-idle-states = <&CPU_SPC>;
+                       cpu-idle-states = <&cpu_spc>;
                };
 
-               CPU1: cpu@1 {
+               cpu1: cpu@1 {
                        compatible = "qcom,krait";
                        enable-method = "qcom,kpss-acc-v2";
                        device_type = "cpu";
                        reg = <1>;
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        qcom,acc = <&acc1>;
                        qcom,saw = <&saw1>;
-                       cpu-idle-states = <&CPU_SPC>;
+                       cpu-idle-states = <&cpu_spc>;
                };
 
-               CPU2: cpu@2 {
+               cpu2: cpu@2 {
                        compatible = "qcom,krait";
                        enable-method = "qcom,kpss-acc-v2";
                        device_type = "cpu";
                        reg = <2>;
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        qcom,acc = <&acc2>;
                        qcom,saw = <&saw2>;
-                       cpu-idle-states = <&CPU_SPC>;
+                       cpu-idle-states = <&cpu_spc>;
                };
 
-               CPU3: cpu@3 {
+               cpu3: cpu@3 {
                        compatible = "qcom,krait";
                        enable-method = "qcom,kpss-acc-v2";
                        device_type = "cpu";
                        reg = <3>;
-                       next-level-cache = <&L2>;
+                       next-level-cache = <&l2>;
                        qcom,acc = <&acc3>;
                        qcom,saw = <&saw3>;
-                       cpu-idle-states = <&CPU_SPC>;
+                       cpu-idle-states = <&cpu_spc>;
                };
 
-               L2: l2-cache {
+               l2: l2-cache {
                        compatible = "cache";
                        cache-level = <2>;
                        cache-unified;
@@ -87,7 +87,7 @@
                };
 
                idle-states {
-                       CPU_SPC: cpu-spc {
+                       cpu_spc: cpu-spc {
                                compatible = "qcom,idle-state-spc",
                                                "arm,idle-state";
                                entry-latency-us = <150>;
@@ -960,7 +960,7 @@
                        clocks = <&rpmcc RPM_SMD_QDSS_CLK>, <&rpmcc RPM_SMD_QDSS_A_CLK>;
                        clock-names = "apb_pclk", "atclk";
 
-                       cpu = <&CPU0>;
+                       cpu = <&cpu0>;
 
                        out-ports {
                                port {
@@ -978,7 +978,7 @@
                        clocks = <&rpmcc RPM_SMD_QDSS_CLK>, <&rpmcc RPM_SMD_QDSS_A_CLK>;
                        clock-names = "apb_pclk", "atclk";
 
-                       cpu = <&CPU1>;
+                       cpu = <&cpu1>;
 
                        out-ports {
                                port {
@@ -996,7 +996,7 @@
                        clocks = <&rpmcc RPM_SMD_QDSS_CLK>, <&rpmcc RPM_SMD_QDSS_A_CLK>;
                        clock-names = "apb_pclk", "atclk";
 
-                       cpu = <&CPU2>;
+                       cpu = <&cpu2>;
 
                        out-ports {
                                port {
@@ -1014,7 +1014,7 @@
                        clocks = <&rpmcc RPM_SMD_QDSS_CLK>, <&rpmcc RPM_SMD_QDSS_A_CLK>;
                        clock-names = "apb_pclk", "atclk";
 
-                       cpu = <&CPU3>;
+                       cpu = <&cpu3>;
 
                        out-ports {
                                port {