drm/msm/dpu: move scaling limitations out of the hw_catalog

Max upscale / downscale factors are constant between platforms. In
preparation to adding support for virtual planes and allocating SSPP
blocks on demand move max scaling factors out of the HW catalog and
handle them in the dpu_plane directly. If any of the scaling blocks gets
different limitations, this will have to be handled separately, after
the plane refactoring.

Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Reviewed-by: Abhinav Kumar <quic_abhinavk@quicinc.com>
Patchwork: https://patchwork.freedesktop.org/patch/621481/
Link: https://lore.kernel.org/r/20241025-dpu-virtual-wide-v6-4-0310fd519765@linaro.org

diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c
index bfca993deb7041550ebeda86557300d383877dde..2cbf41f33cc034fd3e649d1168ed65937e811d11 100644 (file)
--- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c
+++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c
@@ -147,10 +147,6 @@
 #define MAX_HORZ_DECIMATION    4
 #define MAX_VERT_DECIMATION    4
 
-#define MAX_UPSCALE_RATIO      20
-#define MAX_DOWNSCALE_RATIO    4
-#define SSPP_UNITY_SCALE       1
-
 #define STRCAT(X, Y) (X Y)
 
 static const uint32_t plane_formats[] = {
@@ -308,8 +304,6 @@ static const u32 wb2_formats_rgb_yuv[] = {
 /* SSPP common configuration */
 #define _VIG_SBLK(scaler_ver) \
        { \
-       .maxdwnscale = MAX_DOWNSCALE_RATIO, \
-       .maxupscale = MAX_UPSCALE_RATIO, \
        .scaler_blk = {.name = "scaler", \
                .version = scaler_ver, \
                .base = 0xa00, .len = 0xa0,}, \
@@ -322,8 +316,6 @@ static const u32 wb2_formats_rgb_yuv[] = {
 
 #define _VIG_SBLK_ROT(scaler_ver, rot_cfg) \
        { \
-       .maxdwnscale = MAX_DOWNSCALE_RATIO, \
-       .maxupscale = MAX_UPSCALE_RATIO, \
        .scaler_blk = {.name = "scaler", \
                .version = scaler_ver, \
                .base = 0xa00, .len = 0xa0,}, \
@@ -336,8 +328,6 @@ static const u32 wb2_formats_rgb_yuv[] = {
 
 #define _VIG_SBLK_NOSCALE() \
        { \
-       .maxdwnscale = SSPP_UNITY_SCALE, \
-       .maxupscale = SSPP_UNITY_SCALE, \
        .format_list = plane_formats, \
        .num_formats = ARRAY_SIZE(plane_formats), \
        }
@@ -345,8 +335,6 @@ static const u32 wb2_formats_rgb_yuv[] = {
 /* qseed2 is not supported, so disabled scaling */
 #define _VIG_SBLK_QSEED2() \
        { \
-       .maxdwnscale = SSPP_UNITY_SCALE, \
-       .maxupscale = SSPP_UNITY_SCALE, \
        .scaler_blk = {.name = "scaler", \
                /* no version for qseed2 */ \
                .base = 0x200, .len = 0xa0,}, \
@@ -359,8 +347,6 @@ static const u32 wb2_formats_rgb_yuv[] = {
 
 #define _RGB_SBLK() \
        { \
-       .maxdwnscale = SSPP_UNITY_SCALE, \
-       .maxupscale = SSPP_UNITY_SCALE, \
        .scaler_blk = {.name = "scaler", \
                .base = 0x200, .len = 0x28,}, \
        .format_list = plane_formats, \
@@ -369,8 +355,6 @@ static const u32 wb2_formats_rgb_yuv[] = {
 
 #define _DMA_SBLK() \
        { \
-       .maxdwnscale = SSPP_UNITY_SCALE, \
-       .maxupscale = SSPP_UNITY_SCALE, \
        .format_list = plane_formats, \
        .num_formats = ARRAY_SIZE(plane_formats), \
        }

diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h
index 78ae3a9f22f9c7af6f2c5eaaee066ce9d4f1c613..c701d18c3522393b7d18d085d6554119f27f737b 100644 (file)
--- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h
+++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h
@@ -364,8 +364,6 @@ struct dpu_caps {
 /**
  * struct dpu_sspp_sub_blks : SSPP sub-blocks
  * common: Pointer to common configurations shared by sub blocks
- * @maxdwnscale: max downscale ratio supported(without DECIMATION)
- * @maxupscale:  maxupscale ratio supported
  * @max_per_pipe_bw: maximum allowable bandwidth of this pipe in kBps
  * @qseed_ver: qseed version
  * @scaler_blk:
@@ -375,8 +373,6 @@ struct dpu_caps {
  * @dpu_rotation_cfg: inline rotation configuration
  */
 struct dpu_sspp_sub_blks {
-       u32 maxdwnscale;
-       u32 maxupscale;
        u32 max_per_pipe_bw;
        u32 qseed_ver;
        struct dpu_scaler_blk scaler_blk;

diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c
index 725c9a5826fd603399d61e17e1c41dd8df067aca..8a9e8a430da742735f04ea31905454a051a5d439 100644 (file)
--- a/drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c
+++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c
@@ -777,12 +777,15 @@ static int dpu_plane_atomic_check_pipe(struct dpu_plane *pdpu,
        return 0;
 }
 
+#define MAX_UPSCALE_RATIO      20
+#define MAX_DOWNSCALE_RATIO    4
+
 static int dpu_plane_atomic_check(struct drm_plane *plane,
                                  struct drm_atomic_state *state)
 {
        struct drm_plane_state *new_plane_state = drm_atomic_get_new_plane_state(state,
                                                                                 plane);
-       int i, ret = 0, min_scale;
+       int i, ret = 0, min_scale, max_scale;
        struct dpu_plane *pdpu = to_dpu_plane(plane);
        struct dpu_kms *kms = _dpu_plane_get_kms(&pdpu->base);
        u64 max_mdp_clk_rate = kms->perf.max_core_clk_rate;
@@ -813,10 +816,17 @@ static int dpu_plane_atomic_check(struct drm_plane *plane,
        pipe_hw_caps = pipe->sspp->cap;
        sblk = pipe->sspp->cap->sblk;
 
-       min_scale = FRAC_16_16(1, sblk->maxupscale);
+       if (sblk->scaler_blk.len) {
+               min_scale = FRAC_16_16(1, MAX_UPSCALE_RATIO);
+               max_scale = MAX_DOWNSCALE_RATIO << 16;
+       } else {
+               min_scale = DRM_PLANE_NO_SCALING;
+               max_scale = DRM_PLANE_NO_SCALING;
+       }
+
        ret = drm_atomic_helper_check_plane_state(new_plane_state, crtc_state,
                                                  min_scale,
-                                                 sblk->maxdwnscale << 16,
+                                                 max_scale,
                                                  true, true);
        if (ret) {
                DPU_DEBUG_PLANE(pdpu, "Check plane state failed (%d)\n", ret);