From: 陳韋任 (Wei-Ren Chen) <chenwj@iis.sinica.edu.tw>
Date: Wed, 14 Nov 2012 02:49:55 +0000 (+0800)
Subject: target-mips: fix wrong microMIPS opcode encoding
X-Git-Tag: v1.2.2~23
X-Git-Url: http://git.ipfire.org/?a=commitdiff_plain;h=357414daa4915fb2312fff2af2d4ef28147f3eeb;p=thirdparty%2Fqemu.git

target-mips: fix wrong microMIPS opcode encoding

While reading microMIPS decoding, I found a possible wrong opcode
encoding. According to [1] page 166, the bits 13..12 for MULTU is
0x01 rather than 0x00. Please review, thanks.

[1] MIPS Architecture for Programmers VolumeIV-e: The MIPS DSP
    Application-Specific Extension to the microMIPS32 Architecture

Signed-off-by: Chen Wei-Ren <chenwj@iis.sinica.edu.tw>
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
(cherry picked from commit 6801038bc52d61f81ac8a25fbe392f1bad982887)

Signed-off-by: Michael Roth <mdroth@linux.vnet.ibm.com>
---

diff --git a/target-mips/translate.c b/target-mips/translate.c
index 4e04e97ce24..49907bb6f48 100644
--- a/target-mips/translate.c
+++ b/target-mips/translate.c
@@ -9486,7 +9486,7 @@ enum {
 
     /* bits 13..12 for 0x32 */
     MULT_ACC = 0x0,
-    MULTU_ACC = 0x0,
+    MULTU_ACC = 0x1,
 
     /* bits 15..12 for 0x2c */
     SEB = 0x2,