]>
Commit | Line | Data |
---|---|---|
8e5e1e6a PW |
1 | /* |
2 | * Samsung's Exynos4 SoC common device tree source | |
3 | * | |
4 | * Copyright (c) 2014 Samsung Electronics Co., Ltd. | |
5 | * http://www.samsung.com | |
6 | * | |
7 | * SPDX-License-Identifier: GPL-2.0+ | |
8 | */ | |
9 | ||
2fdd7d9e | 10 | #include "skeleton.dtsi" |
8e5e1e6a PW |
11 | |
12 | / { | |
233bc69f JC |
13 | aliases { |
14 | i2c0 = &i2c_0; | |
15 | i2c1 = &i2c_1; | |
16 | i2c2 = &i2c_2; | |
17 | i2c3 = &i2c_3; | |
18 | i2c4 = &i2c_4; | |
19 | i2c5 = &i2c_5; | |
20 | i2c6 = &i2c_6; | |
21 | i2c7 = &i2c_7; | |
22 | }; | |
23 | ||
dd54739d SG |
24 | combiner: interrupt-controller@10440000 { |
25 | compatible = "samsung,exynos4210-combiner"; | |
26 | #interrupt-cells = <2>; | |
27 | interrupt-controller; | |
28 | reg = <0x10440000 0x1000>; | |
29 | }; | |
30 | ||
d8b385b7 JC |
31 | gic: interrupt-controller@10490000 { |
32 | compatible = "arm,cortex-a9-gic"; | |
33 | #interrupt-cells = <3>; | |
34 | interrupt-controller; | |
35 | cpu-offset = <0x4000>; | |
36 | reg = <0x10490000 0x10000>, <0x10480000 0x10000>; | |
37 | }; | |
38 | ||
39 | serial_0: serial@13800000 { | |
8e5e1e6a PW |
40 | compatible = "samsung,exynos4210-uart"; |
41 | reg = <0x13800000 0x3c>; | |
42 | id = <0>; | |
43 | }; | |
44 | ||
d8b385b7 | 45 | serail_1: serial@13810000 { |
8e5e1e6a PW |
46 | compatible = "samsung,exynos4210-uart"; |
47 | reg = <0x13810000 0x3c>; | |
48 | id = <1>; | |
49 | }; | |
50 | ||
d8b385b7 | 51 | serial_2: serial@13820000 { |
8e5e1e6a PW |
52 | compatible = "samsung,exynos4210-uart"; |
53 | reg = <0x13820000 0x3c>; | |
54 | id = <2>; | |
55 | }; | |
56 | ||
d8b385b7 | 57 | serial_3: serial@13830000 { |
8e5e1e6a PW |
58 | compatible = "samsung,exynos4210-uart"; |
59 | reg = <0x13830000 0x3c>; | |
60 | id = <3>; | |
61 | }; | |
62 | ||
d8b385b7 | 63 | serial_4: serial@13840000 { |
8e5e1e6a PW |
64 | compatible = "samsung,exynos4210-uart"; |
65 | reg = <0x13840000 0x3c>; | |
66 | id = <4>; | |
67 | }; | |
68 | ||
233bc69f | 69 | i2c_0: i2c@13860000 { |
8e5e1e6a PW |
70 | #address-cells = <1>; |
71 | #size-cells = <0>; | |
72 | compatible = "samsung,s3c2440-i2c"; | |
8fd10a8d | 73 | reg = <0x13860000 0x100>; |
d8b385b7 | 74 | interrupt-parent = <&gic>; |
8fd10a8d | 75 | interrupts = <0 56 0>; |
8e5e1e6a PW |
76 | }; |
77 | ||
233bc69f | 78 | i2c_1: i2c@13870000 { |
8e5e1e6a PW |
79 | #address-cells = <1>; |
80 | #size-cells = <0>; | |
81 | compatible = "samsung,s3c2440-i2c"; | |
8fd10a8d | 82 | reg = <0x13870000 0x100>; |
d8b385b7 | 83 | interrupt-parent = <&gic>; |
8fd10a8d | 84 | interrupts = <1 57 0>; |
8e5e1e6a PW |
85 | }; |
86 | ||
233bc69f | 87 | i2c_2: i2c@13880000 { |
8e5e1e6a PW |
88 | #address-cells = <1>; |
89 | #size-cells = <0>; | |
90 | compatible = "samsung,s3c2440-i2c"; | |
8fd10a8d | 91 | reg = <0x13880000 0x100>; |
d8b385b7 | 92 | interrupt-parent = <&gic>; |
8fd10a8d | 93 | interrupts = <2 58 0>; |
8e5e1e6a PW |
94 | }; |
95 | ||
233bc69f | 96 | i2c_3: i2c@13890000 { |
8e5e1e6a PW |
97 | #address-cells = <1>; |
98 | #size-cells = <0>; | |
99 | compatible = "samsung,s3c2440-i2c"; | |
8fd10a8d | 100 | reg = <0x13890000 0x100>; |
d8b385b7 | 101 | interrupt-parent = <&gic>; |
8fd10a8d | 102 | interrupts = <3 59 0>; |
8e5e1e6a PW |
103 | }; |
104 | ||
233bc69f | 105 | i2c_4: i2c@138a0000 { |
8e5e1e6a PW |
106 | #address-cells = <1>; |
107 | #size-cells = <0>; | |
108 | compatible = "samsung,s3c2440-i2c"; | |
8fd10a8d | 109 | reg = <0x138a0000 0x100>; |
d8b385b7 | 110 | interrupt-parent = <&gic>; |
8fd10a8d | 111 | interrupts = <4 60 0>; |
8e5e1e6a PW |
112 | }; |
113 | ||
233bc69f | 114 | i2c_5: i2c@138b0000 { |
8e5e1e6a PW |
115 | #address-cells = <1>; |
116 | #size-cells = <0>; | |
117 | compatible = "samsung,s3c2440-i2c"; | |
8fd10a8d | 118 | reg = <0x138b0000 0x100>; |
d8b385b7 | 119 | interrupt-parent = <&gic>; |
8fd10a8d | 120 | interrupts = <5 61 0>; |
8e5e1e6a PW |
121 | }; |
122 | ||
233bc69f | 123 | i2c_6: i2c@138c0000 { |
8e5e1e6a PW |
124 | #address-cells = <1>; |
125 | #size-cells = <0>; | |
126 | compatible = "samsung,s3c2440-i2c"; | |
8fd10a8d | 127 | reg = <0x138c0000 0x100>; |
d8b385b7 | 128 | interrupt-parent = <&gic>; |
8fd10a8d | 129 | interrupts = <6 62 0>; |
8e5e1e6a PW |
130 | }; |
131 | ||
233bc69f | 132 | i2c_7: i2c@138d0000 { |
8e5e1e6a PW |
133 | #address-cells = <1>; |
134 | #size-cells = <0>; | |
135 | compatible = "samsung,s3c2440-i2c"; | |
8fd10a8d | 136 | reg = <0x138d0000 0x100>; |
d8b385b7 | 137 | interrupt-parent = <&gic>; |
8fd10a8d | 138 | interrupts = <7 63 0>; |
8e5e1e6a PW |
139 | }; |
140 | ||
9c2e2cab | 141 | sdhci0: sdhci@12510000 { |
8e5e1e6a PW |
142 | #address-cells = <1>; |
143 | #size-cells = <0>; | |
9c2e2cab | 144 | compatible = "samsung,exynos4412-sdhci"; |
8e5e1e6a | 145 | reg = <0x12510000 0x1000>; |
d8b385b7 | 146 | interrupt-parent = <&gic>; |
8e5e1e6a | 147 | interrupts = <0 75 0>; |
9c2e2cab | 148 | status = "disabled"; |
8e5e1e6a PW |
149 | }; |
150 | ||
9c2e2cab | 151 | sdhci1: sdhci@12520000 { |
8e5e1e6a PW |
152 | #address-cells = <1>; |
153 | #size-cells = <0>; | |
9c2e2cab | 154 | compatible = "samsung,exynos4412-sdhci"; |
8e5e1e6a | 155 | reg = <0x12520000 0x1000>; |
d8b385b7 | 156 | interrupt-parent = <&gic>; |
8e5e1e6a | 157 | interrupts = <0 76 0>; |
9c2e2cab | 158 | status = "disabled"; |
8e5e1e6a PW |
159 | }; |
160 | ||
9c2e2cab | 161 | sdhci2: sdhci@12530000 { |
8e5e1e6a PW |
162 | #address-cells = <1>; |
163 | #size-cells = <0>; | |
9c2e2cab | 164 | compatible = "samsung,exynos4412-sdhci"; |
8e5e1e6a | 165 | reg = <0x12530000 0x1000>; |
d8b385b7 | 166 | interrupt-parent = <&gic>; |
8e5e1e6a | 167 | interrupts = <0 77 0>; |
9c2e2cab | 168 | status = "disabled"; |
8e5e1e6a PW |
169 | }; |
170 | ||
9c2e2cab | 171 | sdhci3: sdhci@12540000 { |
8e5e1e6a PW |
172 | #address-cells = <1>; |
173 | #size-cells = <0>; | |
9c2e2cab | 174 | compatible = "samsung,exynos4412-sdhci"; |
8e5e1e6a | 175 | reg = <0x12540000 0x1000>; |
d8b385b7 | 176 | interrupt-parent = <&gic>; |
8e5e1e6a | 177 | interrupts = <0 78 0>; |
9c2e2cab | 178 | status = "disabled"; |
8e5e1e6a PW |
179 | }; |
180 | ||
9c2e2cab | 181 | mshc_0: dwmmc@12550000 { |
cd0ae61c BS |
182 | #address-cells = <1>; |
183 | #size-cells = <0>; | |
9c2e2cab | 184 | compatible = "samsung,exynos4412-dw-mshc"; |
cd0ae61c | 185 | reg = <0x12550000 0x1000>; |
d8b385b7 | 186 | interrupt-parent = <&gic>; |
cd0ae61c | 187 | interrupts = <0 131 0>; |
9c2e2cab | 188 | status = "disabled"; |
cd0ae61c BS |
189 | }; |
190 | ||
8e5e1e6a | 191 | }; |