]> git.ipfire.org Git - people/ms/u-boot.git/blame - arch/arm/dts/imx7d-sdb.dts
arm: dts: imx7d-sdb: add spi gpio node
[people/ms/u-boot.git] / arch / arm / dts / imx7d-sdb.dts
CommitLineData
896d2e82
PF
1/*
2 * Copyright 2017 NXP
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7/dts-v1/;
8
9#include "imx7d.dtsi"
10
11/ {
12 model = "Freescale i.MX7 SabreSD Board";
13 compatible = "fsl,imx7d-sdb", "fsl,imx7d";
14
15 memory {
16 reg = <0x80000000 0x80000000>;
17 };
18
9880eed8
PF
19 spi4 {
20 compatible = "spi-gpio";
21 pinctrl-names = "default";
22 pinctrl-0 = <&pinctrl_spi1>;
23 status = "okay";
24 gpio-sck = <&gpio1 13 0>;
25 gpio-mosi = <&gpio1 9 0>;
26 cs-gpios = <&gpio1 12 0>;
27 num-chipselects = <1>;
28 #address-cells = <1>;
29 #size-cells = <0>;
30
31 gpio_spi: gpio_spi@0 {
32 compatible = "fairchild,74hc595";
33 gpio-controller;
34 #gpio-cells = <2>;
35 reg = <0>;
36 registers-number = <1>;
37 registers-default = /bits/ 8 <0x74>; /* Enable PERI_3V3, SENSOR_RST_B and HDMI_RST*/
38 spi-max-frequency = <100000>;
39 };
40 };
41};
42
43&iomuxc {
44 imx7d-sdb {
45 pinctrl_spi1: spi1grp {
46 fsl,pins = <
47 MX7D_PAD_GPIO1_IO09__GPIO1_IO9 0x59
48 MX7D_PAD_GPIO1_IO12__GPIO1_IO12 0x59
49 MX7D_PAD_GPIO1_IO13__GPIO1_IO13 0x59
50 >;
51 };
52 };
53
896d2e82 54};