]>
Commit | Line | Data |
---|---|---|
39e37118 SW |
1 | /dts-v1/; |
2 | ||
6c5be646 | 3 | #include "tegra20.dtsi" |
39e37118 SW |
4 | |
5 | / { | |
6 | model = "Compulab TrimSlice board"; | |
7 | compatible = "compulab,trimslice", "nvidia,tegra20"; | |
8 | ||
c3691392 SG |
9 | chosen { |
10 | stdout-path = &uarta; | |
11 | }; | |
12 | ||
39e37118 | 13 | aliases { |
002ddbff | 14 | usb0 = "/usb@c5000000"; |
67748a73 SW |
15 | mmc0 = "/sdhci@c8000600"; |
16 | mmc1 = "/sdhci@c8000000"; | |
d2f60f93 | 17 | spi0 = "/spi@7000c380"; |
39e37118 SW |
18 | }; |
19 | ||
20 | memory { | |
21 | reg = <0x00000000 0x40000000>; | |
22 | }; | |
23 | ||
39e37118 SW |
24 | serial@70006000 { |
25 | clock-frequency = <216000000>; | |
26 | }; | |
27 | ||
c98f03fa AM |
28 | spi@7000c380 { |
29 | status = "okay"; | |
30 | spi-max-frequency = <25000000>; | |
31 | }; | |
32 | ||
7dd8738f TR |
33 | pcie-controller@80003000 { |
34 | status = "okay"; | |
35 | ||
36 | avdd-pex-supply = <&pci_vdd_reg>; | |
37 | vdd-pex-supply = <&pci_vdd_reg>; | |
38 | avdd-pex-pll-supply = <&pci_vdd_reg>; | |
39 | avdd-plle-supply = <&pci_vdd_reg>; | |
40 | vddio-pex-clk-supply = <&pci_clk_reg>; | |
41 | ||
42 | pci@1,0 { | |
43 | status = "okay"; | |
44 | }; | |
45 | }; | |
46 | ||
1e7e716e | 47 | usb@c5000000 { |
ee7d755a | 48 | status = "okay"; |
2b2b50bc | 49 | nvidia,vbus-gpio = <&gpio TEGRA_GPIO(V, 2) GPIO_ACTIVE_HIGH>; |
39e37118 SW |
50 | }; |
51 | ||
126685ad TW |
52 | sdhci@c8000000 { |
53 | status = "okay"; | |
54 | bus-width = <4>; | |
55 | }; | |
56 | ||
57 | sdhci@c8000600 { | |
58 | status = "okay"; | |
2b2b50bc SG |
59 | cd-gpios = <&gpio TEGRA_GPIO(P, 1) GPIO_ACTIVE_LOW>; |
60 | wp-gpios = <&gpio TEGRA_GPIO(P, 2) GPIO_ACTIVE_HIGH>; | |
126685ad TW |
61 | bus-width = <4>; |
62 | }; | |
7dd8738f | 63 | |
ee7d755a SG |
64 | clocks { |
65 | compatible = "simple-bus"; | |
66 | #address-cells = <1>; | |
67 | #size-cells = <0>; | |
68 | ||
69 | clk32k_in: clock@0 { | |
70 | compatible = "fixed-clock"; | |
71 | reg=<0>; | |
72 | #clock-cells = <0>; | |
73 | clock-frequency = <32768>; | |
74 | }; | |
75 | }; | |
76 | ||
7dd8738f TR |
77 | regulators { |
78 | compatible = "simple-bus"; | |
79 | #address-cells = <1>; | |
80 | #size-cells = <0>; | |
81 | ||
82 | hdmi_vdd_reg: regulator@0 { | |
83 | compatible = "regulator-fixed"; | |
84 | reg = <0>; | |
85 | regulator-name = "avdd_hdmi"; | |
86 | regulator-min-microvolt = <3300000>; | |
87 | regulator-max-microvolt = <3300000>; | |
88 | regulator-always-on; | |
89 | }; | |
90 | ||
91 | hdmi_pll_reg: regulator@1 { | |
92 | compatible = "regulator-fixed"; | |
93 | reg = <1>; | |
94 | regulator-name = "avdd_hdmi_pll"; | |
95 | regulator-min-microvolt = <1800000>; | |
96 | regulator-max-microvolt = <1800000>; | |
97 | regulator-always-on; | |
98 | }; | |
99 | ||
100 | vbus_reg: regulator@2 { | |
101 | compatible = "regulator-fixed"; | |
102 | reg = <2>; | |
103 | regulator-name = "usb1_vbus"; | |
104 | regulator-min-microvolt = <5000000>; | |
105 | regulator-max-microvolt = <5000000>; | |
106 | enable-active-high; | |
2b2b50bc | 107 | gpio = <&gpio TEGRA_GPIO(V, 2) GPIO_ACTIVE_HIGH>; |
7dd8738f TR |
108 | regulator-always-on; |
109 | regulator-boot-on; | |
110 | }; | |
111 | ||
112 | pci_clk_reg: regulator@3 { | |
113 | compatible = "regulator-fixed"; | |
114 | reg = <3>; | |
115 | regulator-name = "pci_clk"; | |
116 | regulator-min-microvolt = <3300000>; | |
117 | regulator-max-microvolt = <3300000>; | |
118 | regulator-always-on; | |
119 | }; | |
120 | ||
121 | pci_vdd_reg: regulator@4 { | |
122 | compatible = "regulator-fixed"; | |
123 | reg = <4>; | |
124 | regulator-name = "pci_vdd"; | |
125 | regulator-min-microvolt = <1050000>; | |
126 | regulator-max-microvolt = <1050000>; | |
127 | regulator-always-on; | |
128 | }; | |
129 | }; | |
130 | ||
39e37118 | 131 | }; |
f53dcc0e SG |
132 | |
133 | &uarta { | |
134 | status = "okay"; | |
135 | }; |