]> git.ipfire.org Git - people/ms/u-boot.git/blame - arch/arm/include/asm/arch-omap5/sys_proto.h
mmc: omap_hsmmc: Add support to get pinctrl values and max frequency for different...
[people/ms/u-boot.git] / arch / arm / include / asm / arch-omap5 / sys_proto.h
CommitLineData
508a58fa
S
1/*
2 * (C) Copyright 2010
3 * Texas Instruments, <www.ti.com>
4 *
1a459660 5 * SPDX-License-Identifier: GPL-2.0+
508a58fa
S
6 */
7
8#ifndef _SYS_PROTO_H_
9#define _SYS_PROTO_H_
10
11#include <asm/arch/omap.h>
12#include <asm/io.h>
af1d002f 13#include <asm/arch/clock.h>
508a58fa 14#include <asm/omap_common.h>
6aff0509 15#include <linux/mtd/omap_gpmc.h>
af1d002f 16#include <asm/arch/clock.h>
939911a6 17#include <asm/ti-common/sys_proto.h>
508a58fa 18
4a0eb757
S
19DECLARE_GLOBAL_DATA_PTR;
20
71bed185
LV
21/*
22 * Structure for Iodelay configuration registers.
23 * Theoretical max for g_delay is 21560 ps.
24 * Theoretical max for a_delay is 1/3rd of g_delay max.
25 * So using u16 for both a/g_delay.
26 */
27struct iodelay_cfg_entry {
28 u16 offset;
29 u16 a_delay;
30 u16 g_delay;
31};
32
687054a7
LV
33struct pad_conf_entry {
34 u32 offset;
35 u32 val;
36};
37
2d28eeda
KVA
38struct mmc_platform_fixups {
39 const char *hw_rev;
40 u32 unsupported_caps;
41 u32 max_freq;
42};
43
508a58fa
S
44struct omap_sysinfo {
45 char *board_string;
46};
47extern const struct omap_sysinfo sysinfo;
48
508a58fa
S
49void gpmc_init(void);
50void watchdog_init(void);
51u32 get_device_type(void);
52void do_set_mux(u32 base, struct pad_conf_entry const *array, int size);
1f68451c 53void do_set_mux32(u32 base, struct pad_conf_entry const *array, int size);
3ef56e61 54void set_muxconf_regs(void);
508a58fa
S
55u32 wait_on_value(u32, u32, void *, u32);
56void sdelay(unsigned long);
93e6253d 57void setup_early_clocks(void);
508a58fa 58void prcm_init(void);
d88d6c8c 59void do_board_detect(void);
61462cd7 60void vcores_init(void);
01b753ff 61void bypass_dpll(u32 const base);
508a58fa
S
62void freq_update_core(void);
63u32 get_sys_clk_freq(void);
64u32 omap5_ddr_clk(void);
65void cancel_out(u32 *num, u32 *den, u32 den_limit);
66void sdram_init(void);
67u32 omap_sdram_size(void);
68u32 cortex_rev(void);
4596dcc1 69void save_omap_boot_params(void);
508a58fa 70void init_omap_revision(void);
941f2fcc 71void init_package_revision(void);
508a58fa 72void do_io_settings(void);
4ca94d81 73void sri2c_init(void);
a78274b2 74int omap_vc_bypass_send_value(u8 sa, u8 reg_addr, u8 reg_data);
70239507 75u32 warm_reset(void);
38f25b12 76void force_emif_self_refresh(void);
ef1697e9 77void get_ioregs(const struct ctrl_ioregs **regs);
d4d986ee 78void srcomp_enable(void);
0b1b60c7 79void setup_warmreset_time(void);
2d28eeda 80const struct mmc_platform_fixups *platform_fixups_mmc(uint32_t addr);
508a58fa 81
0b1b60c7
LV
82static inline u32 div_round_up(u32 num, u32 den)
83{
84 return (num + den - 1)/den;
85}
86
87static inline u32 usec_to_32k(u32 usec)
88{
89 return div_round_up(32768 * usec, 1000000);
90}
5f603761
PR
91
92#define OMAP5_SERVICE_L2ACTLR_SET 0x104
1bbb556a 93#define OMAP5_SERVICE_ACR_SET 0x107
5f603761 94
508a58fa 95#endif