]> git.ipfire.org Git - people/ms/u-boot.git/blame - arch/arm/mach-at91/spl.c
common: Pass the boot device into spl_boot_mode()
[people/ms/u-boot.git] / arch / arm / mach-at91 / spl.c
CommitLineData
c5e8885a
BS
1/*
2 * Copyright (C) 2013 Atmel Corporation
3 * Bo Shen <voice.shen@atmel.com>
4 *
5 * SPDX-License-Identifier: GPL-2.0+
6 */
7
8#include <common.h>
9#include <asm/io.h>
10#include <asm/arch/at91_common.h>
c5e8885a
BS
11#include <asm/arch/at91_wdt.h>
12#include <asm/arch/clk.h>
13#include <spl.h>
14
49b461f3
HS
15#if defined(CONFIG_AT91SAM9_WATCHDOG)
16void at91_disable_wdt(void) { }
17#else
5abc00d0 18void at91_disable_wdt(void)
c5e8885a
BS
19{
20 struct at91_wdt *wdt = (struct at91_wdt *)ATMEL_BASE_WDT;
21
22 writel(AT91_WDT_MR_WDDIS, &wdt->mr);
23}
49b461f3 24#endif
c5e8885a 25
1c24f13f
MV
26#if defined(CONFIG_SAMA5D2) || defined(CONFIG_SAMA5D3) || \
27 defined(CONFIG_SAMA5D4)
28#include <asm/arch/sama5_boot.h>
bb0c63a5
MV
29struct {
30 u32 r4;
31} bootrom_stash __attribute__((section(".data")));
32
33u32 spl_boot_device(void)
34{
1c24f13f
MV
35 u32 dev = (bootrom_stash.r4 >> ATMEL_SAMA5_BOOT_FROM_OFF) &
36 ATMEL_SAMA5_BOOT_FROM_MASK;
37 u32 off = (bootrom_stash.r4 >> ATMEL_SAMA5_BOOT_DEV_ID_OFF) &
38 ATMEL_SAMA5_BOOT_DEV_ID_MASK;
bb0c63a5
MV
39
40#if defined(CONFIG_SYS_USE_MMC)
1c24f13f 41 if (dev == ATMEL_SAMA5_BOOT_FROM_MCI) {
bb0c63a5
MV
42 if (off == 0)
43 return BOOT_DEVICE_MMC1;
44 if (off == 1)
45 return BOOT_DEVICE_MMC2;
46 printf("ERROR: MMC controller %i not present!\n", dev);
47 hang();
48 }
49#endif
50
51#if defined(CONFIG_SYS_USE_SERIALFLASH) || defined(CONFIG_SYS_USE_SPIFLASH)
1c24f13f 52 if (dev == ATMEL_SAMA5_BOOT_FROM_SPI)
bb0c63a5
MV
53 return BOOT_DEVICE_SPI;
54#endif
55
1c24f13f
MV
56 if (dev == ATMEL_SAMA5_BOOT_FROM_SAMBA)
57 return BOOT_DEVICE_USB;
58
bb0c63a5
MV
59 printf("ERROR: SMC/TWI/QSPI boot device not supported!\n"
60 " Boot device %i, controller number %i\n", dev, off);
61
62 return BOOT_DEVICE_NONE;
63}
64#else
c5e8885a
BS
65u32 spl_boot_device(void)
66{
67#ifdef CONFIG_SYS_USE_MMC
68 return BOOT_DEVICE_MMC1;
27019e4a
BS
69#elif CONFIG_SYS_USE_NANDFLASH
70 return BOOT_DEVICE_NAND;
d85e8914 71#elif CONFIG_SYS_USE_SERIALFLASH || CONFIG_SYS_USE_SPIFLASH
8a45b0ba 72 return BOOT_DEVICE_SPI;
c5e8885a
BS
73#endif
74 return BOOT_DEVICE_NONE;
75}
bb0c63a5 76#endif
c5e8885a 77
2b1cdafa 78u32 spl_boot_mode(const u32 boot_device)
c5e8885a
BS
79{
80 switch (spl_boot_device()) {
81#ifdef CONFIG_SYS_USE_MMC
82 case BOOT_DEVICE_MMC1:
bb0c63a5 83 case BOOT_DEVICE_MMC2:
205b4f33 84 return MMCSD_MODE_FS;
c5e8885a
BS
85 break;
86#endif
87 case BOOT_DEVICE_NONE:
88 default:
89 hang();
90 }
91}