]>
Commit | Line | Data |
---|---|---|
887717db TH |
1 | /* |
2 | * Copyright (C) 2014 Gateworks Corporation | |
3 | * Copyright (C) 2011-2012 Freescale Semiconductor, Inc. | |
4 | * | |
5 | * Author: Tim Harvey <tharvey@gateworks.com> | |
6 | * | |
7 | * SPDX-License-Identifier: GPL-2.0+ | |
8 | */ | |
9 | ||
10 | #include <common.h> | |
11 | #include <asm/io.h> | |
12 | #include <asm/arch/imx-regs.h> | |
cba586b4 | 13 | #include <asm/arch/sys_proto.h> |
887717db TH |
14 | #include <asm/spl.h> |
15 | #include <spl.h> | |
552a848e | 16 | #include <asm/mach-imx/hab.h> |
887717db | 17 | |
46668df5 JT |
18 | DECLARE_GLOBAL_DATA_PTR; |
19 | ||
887717db | 20 | #if defined(CONFIG_MX6) |
f2863ff3 | 21 | /* determine boot device from SRC_SBMR1 (BOOT_CFG[4:1]) or SRC_GPR9 register */ |
887717db TH |
22 | u32 spl_boot_device(void) |
23 | { | |
7b54f5a8 | 24 | unsigned int bmode = readl(&src_base->sbmr2); |
cba586b4 | 25 | u32 reg = imx6_src_get_boot_mode(); |
887717db | 26 | |
40f4839c SB |
27 | /* |
28 | * Check for BMODE if serial downloader is enabled | |
29 | * BOOT_MODE - see IMX6DQRM Table 8-1 | |
30 | */ | |
ac0a93fd | 31 | if (((bmode >> 24) & 0x03) == 0x01) /* Serial Downloader */ |
962c78b1 | 32 | return BOOT_DEVICE_BOARD; |
96aac843 | 33 | |
e203dcf2 SA |
34 | /* |
35 | * The above method does not detect that the boot ROM used | |
36 | * serial downloader in case the boot ROM decided to use the | |
37 | * serial downloader as a fall back (primary boot source failed). | |
38 | * | |
39 | * Infer that the boot ROM used the USB serial downloader by | |
40 | * checking whether the USB PHY is currently active... This | |
41 | * assumes that SPL did not (yet) initialize the USB PHY... | |
42 | */ | |
43 | if (is_usbotg_phy_active()) | |
44 | return BOOT_DEVICE_BOARD; | |
45 | ||
887717db | 46 | /* BOOT_CFG1[7:4] - see IMX6DQRM Table 8-8 */ |
96aac843 | 47 | switch ((reg & IMX6_BMODE_MASK) >> IMX6_BMODE_SHIFT) { |
887717db | 48 | /* EIM: See 8.5.1, Table 8-9 */ |
96aac843 | 49 | case IMX6_BMODE_EMI: |
887717db | 50 | /* BOOT_CFG1[3]: NOR/OneNAND Selection */ |
96aac843 JT |
51 | switch ((reg & IMX6_BMODE_EMI_MASK) >> IMX6_BMODE_EMI_SHIFT) { |
52 | case IMX6_BMODE_ONENAND: | |
887717db | 53 | return BOOT_DEVICE_ONENAND; |
96aac843 | 54 | case IMX6_BMODE_NOR: |
887717db TH |
55 | return BOOT_DEVICE_NOR; |
56 | break; | |
96aac843 | 57 | } |
ac0a93fd | 58 | /* Reserved: Used to force Serial Downloader */ |
3bd1642d | 59 | case IMX6_BMODE_RESERVED: |
962c78b1 | 60 | return BOOT_DEVICE_BOARD; |
887717db | 61 | /* SATA: See 8.5.4, Table 8-20 */ |
624da53c | 62 | #if !defined(CONFIG_MX6UL) && !defined(CONFIG_MX6ULL) |
96aac843 | 63 | case IMX6_BMODE_SATA: |
887717db | 64 | return BOOT_DEVICE_SATA; |
624da53c | 65 | #endif |
887717db | 66 | /* Serial ROM: See 8.5.5.1, Table 8-22 */ |
96aac843 | 67 | case IMX6_BMODE_SERIAL_ROM: |
887717db | 68 | /* BOOT_CFG4[2:0] */ |
96aac843 JT |
69 | switch ((reg & IMX6_BMODE_SERIAL_ROM_MASK) >> |
70 | IMX6_BMODE_SERIAL_ROM_SHIFT) { | |
71 | case IMX6_BMODE_ECSPI1: | |
72 | case IMX6_BMODE_ECSPI2: | |
73 | case IMX6_BMODE_ECSPI3: | |
74 | case IMX6_BMODE_ECSPI4: | |
75 | case IMX6_BMODE_ECSPI5: | |
887717db | 76 | return BOOT_DEVICE_SPI; |
96aac843 JT |
77 | case IMX6_BMODE_I2C1: |
78 | case IMX6_BMODE_I2C2: | |
79 | case IMX6_BMODE_I2C3: | |
887717db TH |
80 | return BOOT_DEVICE_I2C; |
81 | } | |
82 | break; | |
83 | /* SD/eSD: 8.5.3, Table 8-15 */ | |
96aac843 JT |
84 | case IMX6_BMODE_SD: |
85 | case IMX6_BMODE_ESD: | |
51efabac | 86 | return BOOT_DEVICE_MMC1; |
887717db | 87 | /* MMC/eMMC: 8.5.3 */ |
96aac843 JT |
88 | case IMX6_BMODE_MMC: |
89 | case IMX6_BMODE_EMMC: | |
887717db | 90 | return BOOT_DEVICE_MMC1; |
20f14714 | 91 | /* NAND Flash: 8.5.2, Table 8-10 */ |
96aac843 | 92 | case IMX6_BMODE_NAND: |
887717db TH |
93 | return BOOT_DEVICE_NAND; |
94 | } | |
95 | return BOOT_DEVICE_NONE; | |
96 | } | |
97 | #endif | |
98 | ||
99 | #if defined(CONFIG_SPL_MMC_SUPPORT) | |
100 | /* called from spl_mmc to see type of boot mode for storage (RAW or FAT) */ | |
2b1cdafa | 101 | u32 spl_boot_mode(const u32 boot_device) |
887717db TH |
102 | { |
103 | switch (spl_boot_device()) { | |
104 | /* for MMC return either RAW or FAT mode */ | |
105 | case BOOT_DEVICE_MMC1: | |
106 | case BOOT_DEVICE_MMC2: | |
248802d4 | 107 | #if defined(CONFIG_SPL_FAT_SUPPORT) |
205b4f33 | 108 | return MMCSD_MODE_FS; |
248802d4 PA |
109 | #elif defined(CONFIG_SUPPORT_EMMC_BOOT) |
110 | return MMCSD_MODE_EMMCBOOT; | |
887717db TH |
111 | #else |
112 | return MMCSD_MODE_RAW; | |
113 | #endif | |
114 | break; | |
115 | default: | |
116 | puts("spl: ERROR: unsupported device\n"); | |
117 | hang(); | |
118 | } | |
119 | } | |
120 | #endif | |
15b505b0 SE |
121 | |
122 | #if defined(CONFIG_SECURE_BOOT) | |
123 | ||
124 | __weak void __noreturn jump_to_image_no_args(struct spl_image_info *spl_image) | |
125 | { | |
126 | typedef void __noreturn (*image_entry_noargs_t)(void); | |
127 | ||
128 | image_entry_noargs_t image_entry = | |
129 | (image_entry_noargs_t)(unsigned long)spl_image->entry_point; | |
130 | ||
4386feb7 | 131 | debug("image entry point: 0x%lX\n", spl_image->entry_point); |
15b505b0 SE |
132 | |
133 | /* HAB looks for the CSF at the end of the authenticated data therefore, | |
134 | * we need to subtract the size of the CSF from the actual filesize */ | |
135 | if (authenticate_image(spl_image->load_addr, | |
136 | spl_image->size - CONFIG_CSF_SIZE)) { | |
137 | image_entry(); | |
138 | } else { | |
139 | puts("spl: ERROR: image authentication unsuccessful\n"); | |
140 | hang(); | |
141 | } | |
142 | } | |
143 | ||
144 | #endif | |
46668df5 JT |
145 | |
146 | #if defined(CONFIG_MX6) && defined(CONFIG_SPL_OS_BOOT) | |
147 | int dram_init_banksize(void) | |
148 | { | |
149 | gd->bd->bi_dram[0].start = CONFIG_SYS_SDRAM_BASE; | |
150 | gd->bd->bi_dram[0].size = imx_ddr_size(); | |
151 | ||
152 | return 0; | |
153 | } | |
154 | #endif |