]> git.ipfire.org Git - people/ms/u-boot.git/blame - arch/nios2/include/asm/io.h
Add GPL-2.0+ SPDX-License-Identifier to source files
[people/ms/u-boot.git] / arch / nios2 / include / asm / io.h
CommitLineData
5c952cf0
WD
1/*
2 * (C) Copyright 2004, Psyent Corporation <www.psyent.com>
3 * Scott McNutt <smcnutt@psyent.com>
4 *
1a459660 5 * SPDX-License-Identifier: GPL-2.0+
5c952cf0
WD
6 */
7
8#ifndef __ASM_NIOS2_IO_H_
9#define __ASM_NIOS2_IO_H_
10
3a197b2f
HW
11static inline void sync(void)
12{
13 __asm__ __volatile__ ("sync" : : : "memory");
14}
5c952cf0 15
4d7d6936
HS
16/*
17 * Given a physical address and a length, return a virtual address
18 * that can be used to access the memory range with the caching
19 * properties specified by "flags".
20 */
4d7d6936
HS
21#define MAP_NOCACHE (0)
22#define MAP_WRCOMBINE (0)
23#define MAP_WRBACK (0)
24#define MAP_WRTHROUGH (0)
25
26static inline void *
27map_physmem(phys_addr_t paddr, unsigned long len, unsigned long flags)
28{
29 return (void *)paddr;
30}
31
32/*
33 * Take down a mapping set up by map_physmem().
34 */
35static inline void unmap_physmem(void *vaddr, unsigned long flags)
36{
37
38}
39
65e43a10
KG
40static inline phys_addr_t virt_to_phys(void * vaddr)
41{
42 return (phys_addr_t)(vaddr);
43}
44
5c952cf0
WD
45extern unsigned char inb (unsigned char *port);
46extern unsigned short inw (unsigned short *port);
47extern unsigned inl (unsigned port);
0c1c117c 48
812711ce
HS
49#define __raw_writeb(v,a) (*(volatile unsigned char *)(a) = (v))
50#define __raw_writew(v,a) (*(volatile unsigned short *)(a) = (v))
51#define __raw_writel(v,a) (*(volatile unsigned int *)(a) = (v))
52
53#define __raw_readb(a) (*(volatile unsigned char *)(a))
54#define __raw_readw(a) (*(volatile unsigned short *)(a))
55#define __raw_readl(a) (*(volatile unsigned int *)(a))
56
0c1c117c
WD
57#define readb(addr)\
58 ({unsigned char val;\
59 asm volatile( "ldbio %0, 0(%1)" :"=r"(val) : "r" (addr)); val;})
60#define readw(addr)\
61 ({unsigned short val;\
62 asm volatile( "ldhio %0, 0(%1)" :"=r"(val) : "r" (addr)); val;})
63#define readl(addr)\
64 ({unsigned long val;\
65 asm volatile( "ldwio %0, 0(%1)" :"=r"(val) : "r" (addr)); val;})
c2ced000 66
3ea0037f
SM
67#define writeb(val,addr)\
68 asm volatile ("stbio %0, 0(%1)" : : "r" (val), "r" (addr))
69#define writew(val,addr)\
70 asm volatile ("sthio %0, 0(%1)" : : "r" (val), "r" (addr))
71#define writel(val,addr)\
72 asm volatile ("stwio %0, 0(%1)" : : "r" (val), "r" (addr))
0c1c117c
WD
73
74#define inb(addr) readb(addr)
75#define inw(addr) readw(addr)
76#define inl(addr) readl(addr)
3ea0037f
SM
77#define outb(val, addr) writeb(val,addr)
78#define outw(val, addr) writew(val,addr)
79#define outl(val, addr) writel(val,addr)
0c1c117c
WD
80
81static inline void insb (unsigned long port, void *dst, unsigned long count)
82{
83 unsigned char *p = dst;
84 while (count--) *p++ = inb (port);
85}
86static inline void insw (unsigned long port, void *dst, unsigned long count)
87{
88 unsigned short *p = dst;
89 while (count--) *p++ = inw (port);
90}
91static inline void insl (unsigned long port, void *dst, unsigned long count)
92{
93 unsigned long *p = dst;
94 while (count--) *p++ = inl (port);
95}
96
97static inline void outsb (unsigned long port, const void *src, unsigned long count)
98{
99 const unsigned char *p = src;
100 while (count--) outb (*p++, port);
101}
102
103static inline void outsw (unsigned long port, const void *src, unsigned long count)
104{
105 const unsigned short *p = src;
106 while (count--) outw (*p++, port);
107}
108static inline void outsl (unsigned long port, const void *src, unsigned long count)
109{
110 const unsigned long *p = src;
111 while (count--) outl (*p++, port);
112}
5c952cf0
WD
113
114#endif /* __ASM_NIOS2_IO_H_ */